L9822N STMicroelectronics, L9822N Datasheet
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
L9822N
Specifications of L9822N
Available stocks
Related parts for L9822N
L9822N Summary of contents
Page 1
... DRIVER . LOW QUIESCENT CURRENT (10mA MAX.) PACKAGE Power SO20 DESCRIPTION The L9822N is an octal low side solenoid driver rea lized in Multipower-BCD technology particularly suited for driving lamps, relays and solenoids in BLOCK DIAGRAM October 2003 OCTAL SERIAL SOLENOID DRIVER MULTIPOWER BCD TECHNOLOGY ...
Page 2
... L9822N PIN CONNECTIONS (top view) RESET ABSOLUTE MAXIMUM RATINGS Symbol V DC Logic Supply CC V Output Voltage O I Input Transient Current I (CE, SI, SCLK, RESET, SO) : Duration Time t = 1s, V < > Junction and Storage Temperature Range j stg THERMAL DATA Symbol R Thermal Resistance Junction-Case th j-case R Thermal Resistance Junction-Ambient ...
Page 3
... RESET Asynchronous reset for the output stages, the par- allel latch and the shift register inside the L9822NSP. This pin is active low and it must not be left floating. A power on clear function may be im- plemented connecting this pin to V nal resistor and to ground with an external capacitor. ...
Page 4
... L9822N ELECTRICAL CHARACTERISTICS (Continued) Symbol Parameter INPUT BUFFER (SI, CE, SCLK and RESET pins) V Threshold Voltage at T– Falling Edge V Threshold Voltage at T+ Rising Edge V Hysteresis Voltage H I Input Current I C Input Capacitance I OUTPUT BUFFER (SO pin) V Output LOW Voltage SOL V Output HIGH Voltage ...
Page 5
... SPI bus. The parallel outputs are latched into the parallel latch in- side the L9822N at the end of a data transfer. The parallel inputs jam diagnostic data into the shift reg- ister at the beginning of a data transfer cycle. ...
Page 6
... L9822N CE Low to High Transition Once the last data bit has been shifted into the L9822NSP, the CE pin should be pulled high. At the rising edge of CE the shift register data is latched into the parallel latch and the output stages will be actuated by the new data. An internal 160 s ...
Page 7
... Figure 2 : Timing Diagram. Figure 3 : Typical Application Circuit. N L9822N 7/9 ...
Page 8
... L9822N mm DIM. MIN. TYP. MAX. A 2.35 2.65 A1 0.10 0.30 B 0.33 0.51 C 0.23 0.32 (1) 12.60 13. 7.40 7.60 e 1.27 H 10.0 10.65 h 0.25 0.75 L 0.40 1.27 k 0˚ (min.), 8˚ (max.) ddd 0.10 (1) “D” dimension does not include mold flash, protusions or gate burrs. Mold flash, protusions or gate burrs shall not exceed ...
Page 9
... Australia – Belgium - Brazil - Canada - China – Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States All other names are the property of their respective owners © 2003 STMicroelectronics - All rights reserved STMicroelectronics GROUP OF COMPANIES www.st.com L9822N 9/9 ...