VN920(012Y) STMicroelectronics, VN920(012Y) Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
VN920(012Y)
Manufacturer Part Number
VN920(012Y)
Description
IC SSR HIGHSIDE 1CH PENTAWATT5
Manufacturer
STMicroelectronics
Type
High Sider
Datasheet
1.VN920-B5.pdf
(34 pages)
Specifications of VN920(012Y)
Input Type
Non-Inverting
Number Of Outputs
1
On-state Resistance
16 mOhm
Current - Output / Channel
45A
Voltage - Supply
5.5 V ~ 36 V
Operating Temperature
-40°C ~ 150°C
Mounting Type
Through Hole
Package / Case
Pentawatt-5 (Straight Leads, Staggered Depth)
Supply Voltage (min)
5.5 V
Supply Current
25 mA
Maximum Power Dissipation
96100 mW
Maximum Operating Temperature
+ 150 C
Mounting Style
Through Hole
Maximum Turn-off Delay Time
50000 ns
Maximum Turn-on Delay Time
50000 ns
Minimum Operating Temperature
- 40 C
Number Of Drivers
1
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Peak Output
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
VN920
Table 11.
Table 12.
1. All functions of the device are performed as designed after exposure to disturbance.
2. One or more functions of the device is not performed as designed after exposure and cannot be returned to
Normal operation
Over-temperature
Under-voltage
Over-voltage
Short circuit to GND
Short circuit to V
Negative output voltage clamp
Test pulse
proper operation without replacing the device.
ISO T/R
7637/1
3a
3b
1
2
4
5
Conditions
Truth table
Electrical transient requirements
CC
+ 26.5V
+ 25V
+ 25V
- 25V
- 25V
- 4V
I
(1)
(1)
(1)
(1)
(1)
(1)
+ 46.5V
+ 50V
+ 50V
- 50V
- 50V
- 5V
II
(1)
(1)
(1)
(1)
(1)
(2)
Input
H
H
H
H
H
H
H
L
L
L
L
L
L
L
+ 66.5V
- 100V
+ 75V
+ 75V
- 75V
- 6V
III
(1)
(1)
(1)
(1)
(1)
Test level
(2)
+ 86.5V
+ 100V
+ 100V
- 100V
- 150V
- 7V
Output
IV
H
H
H
L
L
L
L
L
L
L
L
L
L
L
(1)
(1)
(1)
(1)
(1)
(2)
Electrical specifications
Delays and impedance
100ms, 0.01Ω
(T
0.2ms, 10Ω
0.1µs, 50Ω
0.1µs, 50Ω
400ms, 2Ω
2ms, 10Ω
j
>T
< Nominal
V
Nominal
(T
Sense
SENSEH
TSD
j
<T
0
0
0
0
0
0
0
0
0
) V
TSD
SENSEH
) 0
11/34