MIC2591B-2BTQ TR Micrel Inc, MIC2591B-2BTQ TR Datasheet - Page 29
![IC PCI HOT PLUG CTLR DUAL 48TQFP](/photos/6/84/68454/576-48-tqfp_sml.jpg)
MIC2591B-2BTQ TR
Manufacturer Part Number
MIC2591B-2BTQ TR
Description
IC PCI HOT PLUG CTLR DUAL 48TQFP
Manufacturer
Micrel Inc
Type
Hot-Swap Controllerr
Datasheet
1.MIC2591B-2YTQ.pdf
(34 pages)
Specifications of MIC2591B-2BTQ TR
Applications
General Purpose, PCI Express
Internal Switch(s)
No
Voltage - Supply
3.3V, 12V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
48-TQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
MIC2591B-2BTQTR
MIC2591B-2BTQTR
MIC2591B-2BTQTR
Common Status Register (CS)
8-Bits, Read/Write
To reset the OT_INT and UV_INT fault bits, a logical 1 must be written back to these bits.
March 2005
read-write
read-write
read-write
read-write
read-write
read-write
read-write
read-write
read-write
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
INTMSK
INTMSK
INTMSK
INTMSK
UV_INT
UV_INT
UV_INT
UV_INT
OT_INT
OT_INT
OT_INT
OT_INT
GPI_B0
GPI_B0
GPI_B0
GPI_B0
GPI_A0
GPI_A0
GPI_A0
GPI_A0
Bit(s)
Bit(s)
Bit(s)
D[7]
D[7]
D[7]
D[7]
D[7]
D[7]
D[7]
D[7]
D[7]
D[7]
D[7]
D[7]
D[7]
D[6]
D[6]
D[6]
D[6]
D[0]
D[0]
D[0]
D[0]
Power-Up Default Value:
Command_Byte Value (R/W):
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
General Purpose Input 0, Slot B
General Purpose Input 0, Slot B
General Purpose Input 0, Slot B
General Purpose Input 0, Slot B
General Purpose Input 0, Slot A
General Purpose Input 0, Slot A
General Purpose Input 0, Slot A
General Purpose Input 0, Slot A
Interrupt Mask
Interrupt Mask
Interrupt Mask
Interrupt Mask
Undervoltage Interrupt
Undervoltage Interrupt
Undervoltage Interrupt
Undervoltage Interrupt
Overtemperature Interrupt
Overtemperature Interrupt
Overtemperature Interrupt
Overtemperature Interrupt
Reserved
Reserved
Reserved
Reserved
read-write
read-write
read-write
read-write
read-write
read-write
read-write
read-write
read-write
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
D[6]
D[6]
D[6]
D[6]
D[6]
D[6]
D[6]
D[6]
D[6]
read-only
read-only
read-only
read-only
read-only
read-only
read-only
read-only
read-only
GPI_B0
GPI_B0
GPI_B0
GPI_B0
GPI_B0
GPI_B0
GPI_B0
GPI_B0
GPI_B0
Function
Function
Function
D[5]
D[5]
D[5]
D[5]
D[5]
D[5]
D[5]
D[5]
D[5]
Common Status Register (CS)
read-only
read-only
read-only
read-only
read-only
read-only
read-only
read-only
read-only
GPI_A0
GPI_A0
GPI_A0
GPI_A0
GPI_A0
GPI_A0
GPI_A0
GPI_A0
GPI_A0
D[4]
D[4]
D[4]
D[4]
D[4]
D[4]
D[4]
D[4]
D[4]
00000000
00000110
29
read-write
read-write
read-write
read-write
read-write
read-write
read-write
read-write
read-write
INTMSK
INTMSK
INTMSK
INTMSK
INTMSK
INTMSK
INTMSK
INTMSK
INTMSK
b
b
D[3]
D[3]
D[3]
D[3]
D[3]
D[3]
D[3]
D[3]
D[3]
= 06
= 00
h
h
Always read as zero
Always read as zero
Always read as zero
Always read as zero
Always read as zero
Always read as zero
Always read as zero
Always read as zero
State of GPI_B0 pin
State of GPI_B0 pin
State of GPI_B0 pin
State of GPI_B0 pin
State of GPI_A0 pin
State of GPI_A0 pin
State of GPI_A0 pin
State of GPI_A0 pin
0 = /INT generation is enabled
0 = /INT generation is enabled
0 = /INT generation is enabled
0 = /INT generation is enabled
1 = /INT generation is disabled. The
1 = /INT generation is disabled. The
1 = /INT generation is disabled. The
1 = /INT generation is disabled. The
MIC2591B does not participate in the SMBus
MIC2591B does not participate in the SMBus
MIC2591B does not participate in the SMBus
MIC2591B does not participate in the SMBus
Alert Response Address (ARA) protocol
Alert Response Address (ARA) protocol
Alert Response Address (ARA) protocol
Alert Response Address (ARA) protocol
0 = No UVLO fault
0 = No UVLO fault
0 = No UVLO fault
0 = No UVLO fault
1 = UVLO fault
1 = UVLO fault
1 = UVLO fault
1 = UVLO fault
Set whenever a circuit breaker fault condition
Set whenever a circuit breaker fault condition
Set whenever a circuit breaker fault condition
Set whenever a circuit breaker fault condition
occurs as a result of an undervoltage lockout
occurs as a result of an undervoltage lockout
occurs as a result of an undervoltage lockout
occurs as a result of an undervoltage lockout
condition on one of the main supply inputs.
condition on one of the main supply inputs.
condition on one of the main supply inputs.
condition on one of the main supply inputs.
This bit is only set if a UVLO condition occurs
This bit is only set if a UVLO condition occurs
This bit is only set if a UVLO condition occurs
This bit is only set if a UVLO condition occurs
while the ON[A/B] pin is asserted or the
while the ON[A/B] pin is asserted or the
while the ON[A/B] pin is asserted or the
while the ON[A/B] pin is asserted or the
MAIN[A/B] control bits are set
MAIN[A/B] control bits are set
MAIN[A/B] control bits are set
MAIN[A/B] control bits are set
0 = Die Temp < 160°C.
0 = Die Temp < 160°C.
0 = Die Temp < 160°C.
0 = Die Temp < 160°C.
1 = Fault: Die Temp > 160°C.
1 = Fault: Die Temp > 160°C.
1 = Fault: Die Temp > 160°C.
1 = Fault: Die Temp > 160°C.
Set if a fault occurs as a result of the
Set if a fault occurs as a result of the
Set if a fault occurs as a result of the
Set if a fault occurs as a result of the
MIC2591B’s die temperature exceeding
MIC2591B’s die temperature exceeding
MIC2591B’s die temperature exceeding
MIC2591B’s die temperature exceeding
160°C
160°C
160°C
160°C
Undefi ned
Undefi ned
Undefi ned
Undefi ned
read-write
read-write
read-write
read-write
read-write
read-write
read-write
read-write
read-write
UV_INT
UV_INT
UV_INT
UV_INT
UV_INT
UV_INT
UV_INT
UV_INT
UV_INT
D[2]
D[2]
D[2]
D[2]
D[2]
D[2]
D[2]
D[2]
D[2]
Operation
Operation
Operation
read-write
read-write
read-write
read-write
read-write
read-write
read-write
read-write
read-write
OT_INT
OT_INT
OT_INT
OT_INT
OT_INT
OT_INT
OT_INT
OT_INT
OT_INT
D[1]
D[1]
D[1]
D[1]
D[1]
D[1]
D[1]
D[1]
D[1]
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
M9999-033105
read-only
read-only
read-only
read-only
read-only
read-only
read-only
read-only
read-only
D[0]
D[0]
D[0]
D[0]
D[0]
D[0]
D[0]
D[0]
D[0]