LTC4261CUFD#PBF Linear Technology, LTC4261CUFD#PBF Datasheet - Page 25
![no-image](/images/manufacturer_photos/0/3/388/linear_technology_sml.jpg)
LTC4261CUFD#PBF
Manufacturer Part Number
LTC4261CUFD#PBF
Description
IC CTRLR HOTSWAP W/ADC 24-QFN
Manufacturer
Linear Technology
Type
Hot-Swap Controllerr
Datasheet
1.LTC4261IGNPBF.pdf
(32 pages)
Specifications of LTC4261CUFD#PBF
Applications
General Purpose
Internal Switch(s)
No
Voltage - Supply
9 V ~ 11.2 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
24-WFQFN Exposed Pad
Family Name
LTC4261
Package Type
QFN EP
Operating Supply Voltage (min)
-12V
Operating Supply Voltage (max)
-100V
Operating Temperature (min)
0C
Operating Temperature (max)
70C
Operating Temperature Classification
Commercial
Product Depth (mm)
4mm
Product Length (mm)
5mm
Mounting
Surface Mount
Pin Count
24
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
APPLICATIONS INFORMATION
the R/W bit set to one. Any LTC4261/LTC4261-2 that is
pulling its ALERT pin low will acknowledge and begin
sending back its individual slave address.
An arbitration scheme ensures that the LTC4261/
LTC4261-2 with the lowest address will have priority;
all others will abort their response. The successful re-
sponder will then release its ALERT pin while any others
will continue to hold their ALERT pins low. Polling may
also be used to search for any LTC4261/LTC4261-2 that
have detected faults. Any LTC4261/LTC4261-2 pulling its
ALERT pin low will also release it if it is individually ad-
dressed during a read or write transaction.
The ALERT signal will not be pulled low again until the
FAULT register indicates a different fault has occurred or
the original fault is cleared and it occurs again. Note that
Figure 14. LTC4261 Serial Bus SDA Alert Response Protocol
Figure 14. LTC4261 Serial Bus SDA Alert Response Protocol
S
0 0 0 1 1 0 0
RESPONSE
ADDRESS
ALERT
–48V INPUT
–48V RTN
R
INTERNAL
1
SDAO
DATA
A
0
0 0 1 a3:a0 0 1
CLK
ADDRESS
START
DEVICE
START DMY
1µF
42612 F14
Figure 16. Single-Wire Broadcast Data Format
A P
0.1µF
Figure 15. Single-Wire Broadcast Mode
CH1
ADR1
ADR0
INTV
CH0
LTC4261
CC
V
EE
ADC9
V
IN
6 × 0.51k IN SERIES
1/4W EACH
SDAO
SDAI
SCL
.. .. .. ADC0
this means repeated or continuing faults will not gener-
ate alerts until the associated FAULT register bit has been
cleared.
Single-Wire Broadcast Mode
The LTC4261/LTC4261-2 provides a single-wire broadcast
mode in which selected register data are sent out to the
SDAO pin without clocking the SCL line (Figure 15). The
single-wire broadcast mode is enabled by setting the
ADR1 pin high and the ADR0 pin low (the I
disabled). At the end of each conversion of the three ADC
channels, a stream of eighteen bits are broadcasted to
SDAO with a serial data rate of 15.3kHz ±20% in a format
as illustrated in Figure 16. The data bits are encoded with
an internal clock in a way similar to Manchester encoding
that can be easily decoded by a microcontroller or FPGA.
Each data bit consists of a noninverting phase and an
inverting phase. During the conversion of each ADC chan-
nel, SDAO is idle at high. At the end of the conversion, the
SDAO pulls low. The START bit indicates the beginning of
data broadcasting and is used along with the dummy bit
HCPL-0300
7.5k
OC
ANODE
CATHODE
GND
V
UV
CC
LTC4261/LTC4261-2
V
OUT
R
L
OV
PRTY
D
CONTROLLER
IN
MICRO-
V
5V
4261 F16
DD
42612 F15
2
C interface is
25
42612fb