PCF85134HL/1,118 NXP Semiconductors, PCF85134HL/1,118 Datasheet - Page 31
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
PCF85134HL/1,118
Manufacturer Part Number
PCF85134HL/1,118
Description
IC LCD DISPLAY DRVR 60SEG 80LQFP
Manufacturer
NXP Semiconductors
Datasheet
1.PCF85134HL1118.pdf
(40 pages)
Specifications of PCF85134HL/1,118
Package / Case
80-LQFP
Display Type
LCD
Configuration
60 Segment
Interface
I²C
Digits Or Characters
Any Digit Type
Current - Supply
8µA
Voltage - Supply
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Number Of Digits
30
Number Of Segments
240
Maximum Clock Frequency
400 KHz
Operating Supply Voltage
1.8 V to 5.5 V
Maximum Power Dissipation
400 mW
Maximum Operating Temperature
+ 85 C
Maximum Supply Current
50 mA
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
568-5060-2
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PCF85134HL/1,118
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
13. Application information
PCF85134_1
Product data sheet
13.1 Cascaded operation
Large display configurations of up to 16 PCF85134 can be recognized on the same
I
I
Table 18.
When cascaded PCF85134 are synchronized, they can share the backplane signals from
one of the devices in the cascade. Such an arrangement is cost-effective in large LCD
applications since the backplane outputs of only one device need to be through-plated to
the backplane electrodes of the display. The other PCF85134 of the cascade contribute
additional segment outputs, but their backplane outputs are left open-circuit
(see
Cluster
1
2
2
2
C-bus by using the 3-bit hardware subaddress (A0, A1, and A2) and the programmable
C-bus slave address (SA0).
Figure
Addressing cascaded PCF85134
20).
Bit SA0
0
1
Rev. 01 — 17 December 2009
Pin A2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
Universal LCD driver for low multiplex rates
Pin A1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
Pin A0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
PCF85134
© NXP B.V. 2009. All rights reserved.
Device
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
31 of 40