XCF32PVOG48C Xilinx Inc, XCF32PVOG48C Datasheet - Page 9

• Manufacturer Part Number: XCF32PVOG48C
• Description: IC PROM SRL 1.8V 32M GATE 48TSOP
• Manufacturer: Xilinx Inc

Specifications of XCF32PVOG48C

• Programmable Type: In System Programmable
• Memory Size: 32Mb
• Voltage - Supply: 1.65 V ~ 2 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-TFSOP (0.472", 12.0mm Width)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 122-1458; 122-1458-5; 122-1458-5

•
•
Larger design revisions can be split over several cascaded
PROMs. For example, two 32 Mb PROMs can store up to four
separate design revisions: one 64 Mb design revision, two
32 Mb design revisions, three 16 Mb design revisions, four
16 Mb design revisions, and so on. When cascading one
16 Mb PROM and one 8 Mb PROM, there are 24 Mb of
available space, and therefore up to three separate design
revisions can be stored: one 24 Mb design revision, two 8 Mb
design revisions, or three 8 Mb design revisions.
See
revisions can be stored. The design revision partitioning is
handled automatically during file generation in iMPACT.
During the PROM file creation, each design revision is
assigned a revision number:
After programming the Platform Flash PROM with a set of
design revisions, a particular design revision can be
selected using the external REV_SEL[1:0] pins or using the
internal programmable design revision control bits. The
EN_EXT_SEL pin determines if the external pins or internal
bits are used to select the design revision. When
EN_EXT_SEL is Low, design revision selection is controlled
by the external Revision Select pins, REV_SEL[1:0]. When
EN_EXT_SEL is High, design revision selection is
controlled by the internal programmable Revision Select
control bits. During power up, the design revision selection
inputs (pins or control bits) are sampled internally. After
power up, the design revision selection inputs are sampled
again when any of the following events occur:
•
•
•
•
The data from the selected design revision is then
presented on the FPGA configuration interface.
DS123 (v2.18) May 19, 2010
Product Specification
Because of the 8 Mb minimum size requirement for
each revision, a single 16 Mb PROM can only store up
to two separate design revisions: one 16 Mb design
revision, one 8 Mb design revision, or two 8 Mb design
revisions.
A single 8 Mb PROM can store only one 8 Mb design
revision.
Revision 0 = '00'
Revision 1 = '01'
Revision 2 = '10'
Revision 3 = '11'
On the rising edge of CE.
On the falling edge of OE/RESET (when CE is Low).
On the rising edge of CF (when CE is Low).
When reconfiguration is initiated by using the JTAG
CONFIG instruction.
Figure 5
R
for a few basic examples of how multiple
www.xilinx.com
Platform Flash In-System Programmable Configuration PROMs
9