XCF32PFSG48C Xilinx Inc, XCF32PFSG48C Datasheet - Page 7
![IC PROM SRL 1.8V 32M 48CSBGA](/photos/7/31/73181/xcf32pfsg48c_sml.jpg)
XCF32PFSG48C
Manufacturer Part Number
XCF32PFSG48C
Description
IC PROM SRL 1.8V 32M 48CSBGA
Manufacturer
Xilinx Inc
Datasheet
1.XCF01SVOG20C.pdf
(35 pages)
Specifications of XCF32PFSG48C
Memory Size
32Mb
Programmable Type
In System Programmable
Voltage - Supply
1.65 V ~ 2 V
Operating Temperature
-40°C ~ 85°C
Package / Case
48-BFBGA, CSPBGA
Memory Type
Flash
Supply Voltage Range
1.65V To 2V
Memory Case Style
TFBGA
No. Of Pins
48
Operating Temperature Range
-40°C To +85°C
Termination Type
SMD
Filter Terminals
SMD
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1457
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XCF32PFSG48C
Manufacturer:
XILINX
Quantity:
4
Company:
Part Number:
XCF32PFSG48C
Manufacturer:
XILINX
Quantity:
648
Part Number:
XCF32PFSG48C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Platform Flash PROM TAP Characteristics
The Platform Flash PROM family performs both in-system
programming and IEEE 1149.1 Boundary-Scan (JTAG) testing
via a single 4-wire Test Access Port (TAP). This simplifies
system designs and allows standard Automatic Test
Equipment to perform both functions. The AC characteristics
of the Platform Flash PROM TAP are described as follows.
X-Ref Target - Figure 4
TAP AC Parameters
Table 9
Table 9: Test Access Port Timing Parameters
DS123 (v2.18) May 19, 2010
Product Specification
T
T
T
T
T
T
CKMIN
MSS
MSH
DIS
DIH
DOV
Symbol
shows the timing parameters for the TAP waveforms shown in
TMS
TDO
TCK
TDI
R
TCK minimum clock period when V
TMS setup time when V
TMS hold time when V
TDI setup time when V
TDI hold time when V
TDO valid delay when V
T
CKMIN
T
DIS
T
MSS
CCJ
CCJ
CCJ
CCJ
CCJ
Figure 4: Test Access Port Timing
= 2.5V or 3.3V
= 2.5V or 3.3V
= 2.5V or 3.3V
= 2.5V or 3.3V
= 2.5V or 3.3V
Description
CCJ
www.xilinx.com
Platform Flash In-System Programmable Configuration PROMs
= 2.5V or 3.3V
T
DIH
T
MSH
TAP Timing
Figure 4
These TAP timing characteristics are identical for both
Boundary-Scan and ISP operations.
Figure
shows the timing relationships of the TAP signals.
T
DOV
4.
Min
67
25
25
8
8
–
DS123_04_031808
Max
22
–
–
–
–
–
Units
ns
ns
ns
ns
ns
ns
7