MD8331-D2G-V3-X SanDisk, MD8331-D2G-V3-X Datasheet - Page 79
![no-image](/images/manufacturer_photos/0/5/581/sandisk_sml.jpg)
MD8331-D2G-V3-X
Manufacturer Part Number
MD8331-D2G-V3-X
Description
IC MDOC G4 2GB 69-FBGA
Manufacturer
SanDisk
Datasheet
1.MD8832-D1G-V18-X-P.pdf
(85 pages)
Specifications of MD8331-D2G-V3-X
Format - Memory
FLASH
Memory Type
FLASH - Nand
Memory Size
2G (256M x 8)
Speed
33ns
Interface
Parallel
Voltage - Supply
2.5 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
69-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MD8331-D2G-V3-X-P
Manufacturer:
INTEL
Quantity:
480
Company:
Part Number:
MD8331-D2G-V3-X-P
Manufacturer:
M-SYSTEM
Quantity:
586
10.3.8 Power-Up Timing
DiskOnChip G4 is reset by assertion of the RSTIN# input. When this signal is negated,
DiskOnChip G4 initiates a download procedure from the flash memory into the internal
Programmable Boot Block. During this procedure, DiskOnChip G4 does not respond to read or
write accesses.
Host systems must therefore observe the requirements described below for first access to
DiskOnChip G4. Any of the following methods may be employed to guarantee first-access timing
requirements:
Hosts that use DiskOnChip G4 to boot the system must employ option 4 above or use another
method to guarantee the required timing of the first-time access.
79
• Use a software loop to wait at least Tp (BUSY1) before accessing the device after the reset
• Poll the state of the BUSY# output.
• Poll the DL_RUN bit of the Download Status register until it returns 0. The DL_RUN bit
• Use the BUSY# output to hold the host CPU in wait state before completing the first access
signal is negated.
will be 0 when BUSY# is negated.
which will be a RAM read cycle. The data will be valid when BUSY# is negated.
Data Sheet (Preliminary) Rev. 0.3
DiskOnChip G4 128MB (1Gb)/256MB (2Gb) 1.8V
92-DS-1105-00