M45PE40-VMN6TP NUMONYX, M45PE40-VMN6TP Datasheet - Page 18

no-image

M45PE40-VMN6TP

Manufacturer Part Number
M45PE40-VMN6TP
Description
IC FLASH 4MBIT 75MHZ 8SOIC
Manufacturer
NUMONYX
Series
Forté™r
Datasheet

Specifications of M45PE40-VMN6TP

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
4M (512K x 8)
Speed
75MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
M45PE40-VMN6TPCT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M45PE40-VMN6TP
Manufacturer:
TI
Quantity:
1 000
Part Number:
M45PE40-VMN6TP
Manufacturer:
ST
0
Company:
Part Number:
M45PE40-VMN6TP
Quantity:
471
Instructions
6.1
6.2
18/49
Write Enable (WREN)
The write enable (WREN) instruction
The write enable latch (WEL) bit must be set prior to every page write (PW), page program
(PP), page erase (PE), and sector erase (SE) instruction.
The write enable (WREN) instruction is entered by driving Chip Select (S) Low, sending the
instruction code, and then driving Chip Select (S) High.
Figure 6.
Write disable (WRDI)
The write disable (WRDI) instruction
The write disable (WRDI) instruction is entered by driving Chip Select (S) Low, sending the
instruction code, and then driving Chip Select (S) High.
The write enable latch (WEL) bit is reset under the following conditions:
Figure 7.
Power-up
Write disable (WRDI) instruction completion
Page write (PW) instruction completion
Page program (PP) instruction completion
Page erase (PE) instruction completion
Sector erase (SE) instruction completion
Write enable (WREN) instruction sequence
Write disable (WRDI) instruction sequence
S
C
D
Q
S
C
D
Q
High Impedance
0
High Impedance
0
1
1
(Figure
(Figure
2
2
Instruction
Instruction
3
3
4
4
7) resets the write enable latch (WEL) bit.
6) sets the write enable latch (WEL) bit.
5
5
6
6
7
7
AI02281E
AI03750D
M45PE40

Related parts for M45PE40-VMN6TP