AT45DB081D-SU Atmel, AT45DB081D-SU Datasheet - Page 4

IC FLASH 8MBIT 66MHZ 8SOIC

AT45DB081D-SU

Manufacturer Part Number
AT45DB081D-SU
Description
IC FLASH 8MBIT 66MHZ 8SOIC
Manufacturer
Atmel
Datasheets

Specifications of AT45DB081D-SU

Format - Memory
FLASH
Memory Type
DataFLASH
Memory Size
8M (4096 pages x 264 bytes)
Speed
66MHz
Interface
SPI, RapidS
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
Architecture
Sectored
Interface Type
SPI
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.7 V
Maximum Operating Current
15 mA
Mounting Style
SMD/SMT
Organization
64 KB x 16
Memory Configuration
4096 Pages X 264 Bytes
Clock Frequency
50MHz
Supply Voltage Range
2.5V To 3.6V, 2.7V To 3.6V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT45DB081D-SU
Manufacturer:
ATMEL
Quantity:
750
Part Number:
AT45DB081D-SU
Manufacturer:
ATMEL
Quantity:
8
Part Number:
AT45DB081D-SU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT45DB081D-SU
Quantity:
157
Company:
Part Number:
AT45DB081D-SU
Quantity:
1 100
Part Number:
AT45DB081D-SU-2.5
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
3. Block Diagram
4. Memory Array
To provide optimal flexibility, the memory array of the Atmel
prising of sectors, blocks, and pages. The “Memory Architecture Diagram” illustrates the breakdown of each level and
details the number of pages per sector and block. All program operations to the Atmel DataFlash
basis. The erase operations can be performed at the chip, sector, block or page level.
Figure 4-1.
4
SECTOR ARCHITECTURE
RESET
Atmel AT45DB081D
SECTOR 14 = 256 Pages
SECTOR 15 = 256 Pages
SECTOR 1 = 256 Pages
SECTOR 2 = 256 Pages
SECTOR 0b = 248 Pages
GND
SECTOR 0a = 8 Pages
VCC
65,536-/67,584-bytes
65,536-/67,584-bytes
65,536-/67,584-bytes
SCK
65,536-/67,584-bytes
63,488-/65,472-bytes
2,048-/2,112-bytes
WP
CS
Memory Architecture Diagram
PAGE (256-/264-BYTES)
BUFFER 1 (256-/264-BYTES)
SECTOR 0a
SI
BLOCK ARCHITECTURE
Block = 2,048-/2,112-bytes
FLASH MEMORY ARRAY
I/O INTERFACE
BLOCK 510
BLOCK 511
BLOCK 30
BLOCK 31
BLOCK 32
BLOCK 33
BLOCK 62
BLOCK 63
BLOCK 64
BLOCK 65
BLOCK 0
BLOCK 1
BLOCK 2
®
AT45DB081D is divided into three levels of granularity com-
BUFFER 2 (256-/264-BYTES)
8 Pages
SO
PAGE ARCHITECTURE
®
occur on a page by page
Page = 256-/264-bytes
PAGE 4,094
PAGE 4,095
PAGE 14
PAGE 15
PAGE 16
PAGE 17
PAGE 18
PAGE 0
PAGE 1
PAGE 6
PAGE 7
PAGE 8
PAGE 9
3596M–DFLASH–5/10

Related parts for AT45DB081D-SU