PSD835G2-90U STMicroelectronics, PSD835G2-90U Datasheet - Page 98

no-image

PSD835G2-90U

Manufacturer Part Number
PSD835G2-90U
Description
IC FLASH 4MBIT 90NS 80TQFP
Manufacturer
STMicroelectronics
Datasheet

Specifications of PSD835G2-90U

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
4M (512K x 8)
Speed
90ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
80-TQFP, 80-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-2015

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PSD835G2-90U
Manufacturer:
TRIQUINT
Quantity:
22
Part Number:
PSD835G2-90U
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
PSD835G2-90U
Manufacturer:
ST
Quantity:
20 000
Part Number:
PSD835G2-90UI
Manufacturer:
ST
Quantity:
201
Part Number:
PSD835G2-90UI
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
PSD835G2-90UI
Manufacturer:
ST
0
DC and AC parameters
22
98/120
DC and AC parameters
This section summarizes the operating and measurement conditions, and the DC and AC
characteristics of the device. The parameters in the DC and AC Characteristic tables that
follow are derived from tests performed under the Measurement Conditions summarized in
the relevant tables. Designers should check that the operating conditions in their circuit
match the measurement conditions when relying on the quoted parameters.
The tables provided below describe the AD and DC parameters of the PSD:
The following issues concern the parameters presented:
Figure 33. PLD I
DC Electrical Specification
AC timing Specification
In the DC specification the supply current is given for different modes of operation.
Before calculating the total power consumption, determine the percentage of time that
the PSD is in each mode. Also, the supply power is considerably different if the Turbo
bit is '0.'
The AC power component gives the PLD, Flash memory, and SRAM mA/MHz
specification.
Terms (PT) used.
In the PLD timing parameters, add the required delay when Turbo bit is '0.'
PLD timing
Combinatorial timing
Synchronous Clock mode
Asynchronous Clock mode
Input macrocell timing
MCU timing
READ timing
WRITE timing
Peripheral mode timing
Power-down and Reset timing
110
100
90
80
70
60
50
40
30
20
10
0
0
Figure 33
CC
HIGHEST COMPOSITE FREQUENCY AT PLD INPUTS (MHz)
V
CC
/frequency consumption
= 5V
5
shows the PLD mA/MHz as a function of the number of Product
10
15
PT 100%
PT 25%
20
25
AI02894
PSD835G2

Related parts for PSD835G2-90U