M25P10-AVMN6P NUMONYX, M25P10-AVMN6P Datasheet - Page 23

no-image

M25P10-AVMN6P

Manufacturer Part Number
M25P10-AVMN6P
Description
IC FLASH 1MBIT 50MHZ 8SOIC
Manufacturer
NUMONYX
Series
Forté™r
Datasheet

Specifications of M25P10-AVMN6P

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
1M (128K x 8)
Speed
50MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (3.9mm Width)
Memory Configuration
128K X 8bit
Access Time
1.4ms
Memory Ic Case Style
SOIC
No. Of Pins
8
Operating Temperature Range
-40°C To + 85°C
Case Style
SOIC
Base Number
25
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-3591
497-3591

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M25P10-AVMN6P
Manufacturer:
MICRON32
Quantity:
1 248
Part Number:
M25P10-AVMN6P
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
M25P10-AVMN6PB
Manufacturer:
ST
0
Regardless of the order of the two events, the Hardware Protected mode (HPM) can be
entered:
The only way to exit the Hardware Protected mode (HPM) once entered is to pull Write
Protect (W) High.
If Write Protect (W) is permanently tied High, the Hardware Protected mode (HPM) can
never be activated, and only the Software Protected mode (SPM), using the Block Protect
(BP1, BP0) bits of the Status Register, can be used.
Figure 11. Write Status Register (WRSR) instruction sequence
Table 7.
1. As defined by the values in the Block Protect (BP1, BP0) bits of the Status Register, as shown in
signal
W
1
0
1
0
by setting the Status Register Write Disable (SRWD) bit after driving Write Protect (W)
Low
or by driving Write Protect (W) Low after setting the Status Register Write Disable
(SRWD) bit.
SRWD
bit
0
0
1
1
S
C
D
Q
Protection modes
Hardware
protected
protected
Software
(HPM)
(SPM)
Mode
0
Status Register is writable (if
the WREN instruction has set
the WEL bit)
The values in the SRWD, BP1
and BP0 bits can be changed
Status Register is hardware
write protected
The values in the SRWD, BP1
and BP0 bits cannot be
changed
1
High Impedance
Write protection of the
2
Instruction
Status Register
3
4
5
6
7
MSB
7
8
6
9 10 11 12 13 14 15
5
Register In
Protected against
Page Program,
Sector Erase and
Bulk Erase
Protected against
Page Program,
Sector Erase and
Bulk Erase
Protected area
4
Status
3
2
Memory content
1
0
(1)
AI02282D
Ready to accept
Page Program
and Sector Erase
instructions
Ready to accept
Page Program
and Sector Erase
instructions
Unprotected
area
Table
(1)
2.
23/51

Related parts for M25P10-AVMN6P