IS61LF51236A-6.5B2I-TR ISSI, Integrated Silicon Solution Inc, IS61LF51236A-6.5B2I-TR Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/3/347/issi__integrated_silicon_solution_inc_sml.jpg)
IS61LF51236A-6.5B2I-TR
Manufacturer Part Number
IS61LF51236A-6.5B2I-TR
Description
IC SRAM 18MBIT 6.5NS 119BGA
Manufacturer
ISSI, Integrated Silicon Solution Inc
Datasheet
1.IS61LF51236A-7.5TQLI-TR.pdf
(35 pages)
Specifications of IS61LF51236A-6.5B2I-TR
Format - Memory
RAM
Memory Type
SRAM - Synchronous
Memory Size
18M (512K x 36)
Speed
6.5ns
Interface
Parallel
Voltage - Supply
3.135 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
119-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IS61LF51236A-6.5B2I-TR
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
IS61LF25672A
IS61VF25672A
Integrated Silicon Solution, Inc.
Rev. K
07/29/2010
119 BGA PACKAGE PIN CONFIGURATION-
Note: * A
PIN DESCRIPTIONS
Symbol
A
A0, A1
ADV
ADSP
ADSC
GW
CLK
CE
BWx (x=a-d) Synchronous Byte Write Controls
BWE
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
0
and A
V
V
V
V
V
DQd
DQd
DQd
DQd
DQc
DQc
DQc
DQc
NC
NC
NC
NC
DDQ
DDQ
DDQ
DDQ
DDQ
1
1
are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
Pin Name
Address Inputs
Synchronous Burst Address Inputs
Synchronous Burst Address
Advance.
Address Status Processor
Address Status Controller
Global Write Enable
Synchronous Clock
Synchronous Chip Select
Byte Write Enable
DQPc
DQPd
DQd
DQd
DQd
DQd
TMS
DQc
DQc
DQc
DQc
V
NC
A
A
A
A
2
DD
IS61LF51236A
IS61VF51236A IS61VF102418A
MODE
BWd
BWc
Vss
Vss
Vss
Vss
Vss
Vss
Vss
Vss
TDI
NC
A
A
A
A
3
ADSC
ADSP
BWE
ADV
TCK
CLK
V
GW
V
V
NC
CE
OE
NC
A
A
A
4
DD
DD
DD
1
0
*
*
IS61LF102418A
512K
BWb
BWa
TDO
Vss
Vss
Vss
Vss
Vss
Vss
Vss
Vss
NC
NC
A
A
A
A
5
X
Symbol
OE
ZZ
MODE
TCK, TDO
TMS, TDI
NC
DQa-DQd
DQPa-Pd
V
V
Vss
36 (TOP VIEW)
DD
DDQ
DQPb
DQPa
DQb
DQb
DQb
DQb
DQa
DQa
DQa
DQa
V
NC
NC
A
A
A
A
6
DD
Pin Name
Output Enable
Power Sleep Mode
Burst Sequence Selection
JTAG Pins
No Connect
Data Inputs/Outputs
Data Inputs/Outputs
Power Supply
Output Power Supply
Ground
V
V
V
DQa
V
DQb
DQb
DQb
DQa
DQa
DQa
NC
DQb
V
ZZ
DDQ
NC
NC
DDQ
DDQ
7
DDQ
DDQ
5