IS61LPS51236A-250B3LI-TR ISSI, Integrated Silicon Solution Inc, IS61LPS51236A-250B3LI-TR Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/3/347/issi__integrated_silicon_solution_inc_sml.jpg)
IS61LPS51236A-250B3LI-TR
Manufacturer Part Number
IS61LPS51236A-250B3LI-TR
Description
IC SRAM 18MBIT 250MHZ 165FBGA
Manufacturer
ISSI, Integrated Silicon Solution Inc
Datasheet
1.IS61LPS51236A-200TQLI.pdf
(35 pages)
Specifications of IS61LPS51236A-250B3LI-TR
Format - Memory
RAM
Memory Type
SRAM - Synchronous
Memory Size
18M (512K x 36)
Speed
250MHz
Interface
Parallel
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Package / Case
165-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IS61LPS51236A-250B3LI-TR
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
IS61VPS25672A, IS61LPS25672A
IS61VPS51236A, IS61LPS51236A, IS61VPS102418A, IS61LPS102418A
119 BGA PACKAGE PIN CONFIGURATION
1M
PIN DESCRIPTIONS
6
Note: * A
Symbol
A
A0, A1
ADV
ADSP
ADSC
GW
CLK
CE
BWx (x=a,b)
BWE
X
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
18 (TOP VIEW)
0
and A
V
V
V
V
V
DQb
DQb
DQb
DQb
NC
NC
NC
NC
NC
NC
NC
NC
DDQ
DDQ
DDQ
DDQ
DDQ
1
1
are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
Address Inputs
Synchronous Burst Address Inputs
Synchronous Burst Address
Advance
Address Status Processor
Address Status Controller
Global Write Enable
Synchronous Clock
Synchronous Chip Select
Synchronous Byte Write Controls
Byte Write Enable
Pin Name
DQPb
TMS
DQb
DQb
DQb
DQb
V
NC
NC
NC
NC
NC
A
A
A
A
A
2
DD
MODE
BWb
Vss
Vss
Vss
Vss
Vss
Vss
Vss
Vss
Vss
TDI
NC
A
A
A
A
3
ADSP
ADSC
BWE
ADV
CLK
TCK
GW
V
V
V
OE
A
A
NC
CE
NC
NC
4
DD
DD
DD
1
0
*
*
BWa
TDO
Vss
Vss
Vss
Vss
Vss
Vss
Vss
Vss
Vss
NC
NC
A
A
A
A
5
Symbol
OE
ZZ
MODE
TCK, TDO
TMS, TDI
NC
DQa-DQb
DQPa-Pb
V
V
Vss
DD
DDQ
Integrated Silicon Solution, Inc. — 1-800-379-4774
DQPa
DQa
DQa
DQa
DQa
V
NC
NC
NC
NC
NC
NC
A
A
A
A
A
6
DD
Pin Name
Output Enable
Power Sleep Mode
Burst Sequence Selection
JTAG Pins
No Connect
Data Inputs/Outputs
Output Power Supply
Power Supply
Output Power Supply
Ground
V
V
V
DQa
DQa
V
DQa
DQa
V
NC
NC
NC
NC
ZZ
NC
NC
NC
DDQ
DDQ
DDQ
DDQ
DDQ
7
02/12/2010
Rev. N