LCMXO2-4000HE-DSIB-EVN Lattice, LCMXO2-4000HE-DSIB-EVN Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LCMXO2-4000HE-DSIB-EVN
Manufacturer Part Number
LCMXO2-4000HE-DSIB-EVN
Description
Programmable Logic IC Development Tools MachXO2 Dual Sensor Interface Board
Manufacturer
Lattice
Type
FPGAr
Datasheet
1.LCMXO2-4000HE-DSIB-EVN.pdf
(26 pages)
Specifications of LCMXO2-4000HE-DSIB-EVN
Rohs
yes
Product
Evaluation Boards
Tool Is For Evaluation Of
LCMXO2-4000
Interface Type
Parallel, Serial
Operating Supply Voltage
5 V
Description/function
MachXO2 Dual Sensor Interface Board
Dimensions
113 mm x 65 mm
Maximum Operating Temperature
+ 55 C
Minimum Operating Temperature
0 C
Factory Pack Quantity
1
For Use With
LFE3-70EA-HDR60-DKN
Lattice Semiconductor
Table 7. MachXO2 (U8) Interface to Parallel Connector J11
Parallel Connector to ISP Parallel Bus (J7)
The MachXO2 (U8) bank 0 sends parallel CMOS signals to the ISP. The parallel bus of the ISP drives both this
connector J7 and the TI connector J9. The signal connections between the MachXO2 device and the J7 connec-
tor are shown in Table 8. Connections to the TI ISP connector J9 have the same MachXO2 pins as in Table 8. It is
assumed that either the HDR-60 Base Board or the TI ISP connector J9 will receive the ISP parallel bus signal J7.
Table 8. MachXO2 (U8) Interface to Parallel ISP Connector J7
Downloading Bitstreams into the MachXO2 (U8)
In order to download bitstreams into the MachXO2 device, a USB-A to USB-A cable can connect a PC (with Lattice
Diamond
J11 Pin
J7 Pin
®
25
27
29
31
26
28
30
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
26
27
28
29
30
design software installed) to the MachXO2 Dual Sensor Interface Board. Each USB-A to USB-A cable is
9
MachXO2 I/O
MachXO2 I/O
BGA Ball
BGA Ball
C11
C12
C10
A11
A10
A12
B13
B12
A13
C2
N4
C3
D1
C4
C6
C9
F2
E1
E2
E3
B7
A9
A7
B5
B3
A2
A3
B9
sysIO Bank
sysIO Bank
5
2
5
5
5
5
5
5
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
9
MachXO2 Dual Sensor Interface Board
OUTPUT_EN_BAR
Parallel Signal
EXTCLK_FPGA
Parallel Signal
FRAME VALID
RESET_BAR
LINE VALID
STANDBY
TRIGGER
SADDR
PIXCLK
SADDR
SDATA
SDATA
SCLK
SCLK
D10
D11
D12
D13
D6
D4
D2
D0
D7
D5
D3
D1
D8
D9
Differential Signal
Only for LatticeECP3
Only for LatticeECP3
Only for LatticeECP3
Only for LatticeECP3
Differential Signal
communication
communication
communication
communication
User’s Guide
Optional
—
—
—
—
—
—
—
—