IS62WV12816BLL-55BLI-TR ISSI, Integrated Silicon Solution Inc, IS62WV12816BLL-55BLI-TR Datasheet
IS62WV12816BLL-55BLI-TR
Specifications of IS62WV12816BLL-55BLI-TR
Available stocks
Related parts for IS62WV12816BLL-55BLI-TR
IS62WV12816BLL-55BLI-TR Summary of contents
Page 1
... Output Enable inputs. The active LOW Write Enable (WE) controls both writing and reading of the memory. A data byte allows Upper Byte (UB) and Lower Byte (LB) access. The IS62WV12816ALL and IS62WV12816BLL are packaged in the JEDEC standard 48-pin mini BGA (6mm x 8mm) and 44-Pin TSOP (TYPE II). A0-A16 ...
Page 2
... IS62WV12816ALL, IS62WV12816BLL PIN CONFIGURATIONS 48-Pin mini BGA (6mm x 8mm) (Package Code CSI A4 I I GND NC A7 I/O I I/O V I/O NC A16 I/O A14 I/O I/O A15 I/O NC A12 A13 A10 A9 A11 44-Pin mini TSOP (Type II) (Package Code CS1 6 I/O0 7 I/O1 8 I/O2 ...
Page 3
... L (1) Value –0 –65 to +150 1.0 IS62WV12816ALL 1.65V - 2.2V 1.65V - 2.2V 1-800-379-4774 I/O PIN I/O8-I/O15 V Current DD High-Z High High-Z High High-Z High High-Z High High-Z High High-Z I OUT CC High-Z D OUT D D OUT OUT D High High Unit +0 °C W IS62WV12816BLL 2.5V - 3.6V 2. ...
Page 4
... IS62WV12816ALL, IS62WV12816BLL DC ELECTRICAL CHARACTERISTICS Symbol Parameter V Output HIGH Voltage OH V Output LOW Voltage OL V Input HIGH Voltage IH IL (1) V Input LOW Voltage I Input Leakage LI I Output Leakage LO Notes (min.) = –1.0V for pulse width less than 10 ns. IL (1) CAPACITANCE Symbol Parameter C Input Capacitance ...
Page 5
... SB (TTL Inputs) V CS1 = ULB Control V CS1 = V I CMOS Standby CS1 ≥ V Current (CMOS Inputs) CS2 ≤ 0.2V ULB Control V V IS62WV12816BLL, POWER SUPPLY CHARACTERISTICS Symbol Parameter Test Conditions I V Dynamic Operating Supply Current I OUT I Operating Supply Current I OUT I TTL Standby Current ...
Page 6
... IS62WV12816ALL, IS62WV12816BLL AC TEST CONDITIONS Parameter Input Pulse Level Input Rise and Fall Times Input and Output Timing and Reference Level Output Load 1.65-2.2V Ω) Ω) Ω) Ω) R1(Ω) 3070 Ω) Ω) Ω) Ω) R2(Ω) 3150 V 0.9V REF V 1. TEST LOADS R1 VTM ...
Page 7
... IS62WV12816ALL, IS62WV12816BLL READ CYCLE SWITCHING CHARACTERISTICS Symbol Parameter t Read Cycle Time RC t Address Access Time AA t Output Hold Time OHA CS1/CS2 Access Time t t ACS1/ ACS2 OE Access Time t DOE OE to High-Z Output t (2) HZOE OE to Low-Z Output t (2) LZOE CS1/CS2 to High-Z Output ...
Page 8
... IS62WV12816ALL, IS62WV12816BLL AC WAVEFORMS READ CYCLE NO. 1 (1,2) (Address Controlled) (CS1 = ADDRESS D OUT PREVIOUS DATA VALID AC WAVEFORMS (1,3) (CS1, CS2, OE, AND UB/LB Controlled) READ CYCLE NO. 2 ADDRESS OE CS1 CS2 DOUT Notes HIGH for a Read Cycle. 2. The device is continuously selected. OE, CS1, UB Address is valid prior to or coincident with CS1 LOW transition. ...
Page 9
... IS62WV12816ALL, IS62WV12816BLL WRITE CYCLE SWITCHING CHARACTERISTICS Symbol Parameter t Write Cycle Time WC CS1/CS2 to Write End t t SCS1/ SCS2 t Address Setup Time to Write End AW t Address Hold from Write End HA t Address Setup Time SA LB, UB Valid to End of Write t PWB WE Pulse Width t PWE t Data Setup to Write End ...
Page 10
... IS62WV12816ALL, IS62WV12816BLL AC WAVEFORMS (1,2) (CS1 Controlled HIGH or LOW) WRITE CYCLE NO. 1 ADDRESS CS1 CS2 WE LB DOUT DATA UNDEFINED DIN Notes: 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the CS1 , CS2 and WE inputs and at least one of the LB and UB inputs being in the LOW state. ...
Page 11
... IS62WV12816ALL, IS62WV12816BLL AC WAVEFORMS (WE Controlled HIGH During Write Cycle) WRITE CYCLE NO. 2 ADDRESS OE CS1 CS2 WE LB, UB DOUT DIN Integrated Silicon Solution, Inc. — www.issi.com — Rev. H 01/13/2010 SCS1 t SCS2 PWE HZWE HIGH-Z DATA UNDEFINED t SD 1-800-379-4774 LZWE t HD DATA-IN VALID 11 ...
Page 12
... IS62WV12816ALL, IS62WV12816BLL AC WAVEFORMS (WE Controlled LOW During Write Cycle) WRITE CYCLE NO. 3 ADDRESS OE CS1 CS2 WE LB DOUT DATA UNDEFINED DIN SCS1 t SCS2 PWE t SA HZWE HIGH DATA-IN VALID Integrated Silicon Solution, Inc. — www.issi.com — LZWE t HD 1-800-379-4774 Rev. H 01/13/2010 ...
Page 13
... IS62WV12816ALL, IS62WV12816BLL AC WAVEFORMS WRITE CYCLE NO. 4 (UB/LB Controlled) ADDRESS OE CS1 LOW HIGH CS2 WE UB HZWE D OUT DATA UNDEFINED D IN Integrated Silicon Solution, Inc. — www.issi.com — Rev. H 01/13/2010 ADDRESS 1 ADDRESS PBW WORD 1 HIGH DATA IN VALID 1-800-379-4774 PBW WORD 2 t LZWE t HD ...
Page 14
... IS62WV12816ALL, IS62WV12816BLL DATA RETENTION SWITCHING CHARACTERISTICS Symbol Parameter V V for Data Retention Data Retention Current DR t Data Retention Setup Time SDR t Recovery Time RDR DATA RETENTION WAVEFORM t VDD V DR CS1 GND DATA RETENTION WAVEFORM VDD CS2 V DR GND 14 Test Condition See Data Retention Waveform = 1.0V, CS1 ≥ ...
Page 15
... IS62WV12816BLL-55TI 55 IS62WV12816BLL-55TLI 55 IS62WV12816BLL-55BI 55 IS62WV12816BLL-55BLI 55 IS62WV12816BLL-55B2I 55 IS62WV12816BLL-55B2LI mini BGA (6mm x 8mm Option, Lead-free Integrated Silicon Solution, Inc. — www.issi.com — Rev. H 01/13/2010 Package TSOP (Type II) Package TSOP (Type II) mini BGA (6mm x 8mm) mini BGA (6mm x 8mm), Lead-free mini BGA (6mm x 8mm Option ...
Page 16
... IS62WV12816ALL, IS62WV12816BLL 16 Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. H 01/13/2010 ...
Page 17
... IS62WV12816ALL, IS62WV12816BLL Integrated Silicon Solution, Inc. — www.issi.com — Rev. H 01/13/2010 1-800-379-4774 17 ...