24LC32A/SM Microchip Technology, 24LC32A/SM Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
24LC32A/SM
Manufacturer Part Number
24LC32A/SM
Description
IC EEPROM 32KBIT 400KHZ 8SOIC
Manufacturer
Microchip Technology
Specifications of 24LC32A/SM
Memory Size
32K (4K x 8)
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Speed
400kHz
Interface
I²C, 2-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
Memory Configuration
4K X 8
Ic Interface Type
I2C
Clock Frequency
400kHz
Supply Voltage Range
2.5V To 5.5V
Memory Case Style
SOIC
No. Of Pins
8
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
24AA32A/24LC32A
7.0
The descriptions of the pins are listed in Table 7-1.
TABLE 7-1:
7.1
The A0, A1 and A2 inputs are used by the 24XX32A for
multiple device operation. The levels on these inputs
are compared with the corresponding bits in the slave
address. The chip is selected if the comparison is true.
Up to eight devices may be connected to the same bus
by using different Chip Select bit combinations. These
inputs must be connected to either V
In most applications, the chip address inputs A0, A1
and A2 are hard-wired to logic ‘0’ or logic ‘1’. For
applications in which these pins are controlled by a
microcontroller or other programmable device, the chip
address pins must be driven to logic ‘0’ or logic ‘1’
before normal device operation can proceed.
7.2
SDA is a bidirectional pin used to transfer addresses
and data into and out of the device. It is an open-drain
terminal, therefore, the SDA bus requires a pull-up
resistor to V
400 kHz)
For normal data transfer, SDA is allowed to change
only during SCL low. Changes during SCL high are
reserved for indicating Start and Stop conditions.
DS21713H-page 12
Name
SDA
SCL
V
V
WP
A0
A1
A2
SS
CC
PIN DESCRIPTIONS
A0, A1, A2 Chip Address Inputs
Serial Data (SDA)
CC
PDIP
(typical 10 kΩ for 100 kHz, 2 kΩ for
1
2
3
4
5
6
7
8
PIN FUNCTION TABLE
SOIC
1
2
3
4
5
6
7
8
CC
TSSOP
or V
4
7
8
1
2
3
5
6
SS
.
DFN
1
2
3
4
5
6
7
8
MSOP
7.3
The SCL input is used to synchronize the data transfer
to and from the device.
7.4
This pin must be connected to either V
to V
write operations are inhibited but read operations are
not affected.
4
7
8
1
2
3
5
6
SS
, write operations are enabled. If tied to V
Chip Address Input
Chip Address Input
Chip Address Input
Ground
Serial Address/Data I/O
Serial Clock
Write-Protect Input
+1.7V to 5.5V Power Supply
Serial Clock (SCL)
Write-Protect (WP)
© 2007 Microchip Technology Inc.
Description
SS
or V
CC
. If tied
CC
,