W25X20BVSNIG Winbond Electronics, W25X20BVSNIG Datasheet - Page 28

IC SPI FLASH 2MBIT 8SOIC

W25X20BVSNIG

Manufacturer Part Number
W25X20BVSNIG
Description
IC SPI FLASH 2MBIT 8SOIC
Manufacturer
Winbond Electronics
Datasheet

Specifications of W25X20BVSNIG

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
2M (256K x 8)
Speed
104MHz
Interface
SPI Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W25X20BVSNIG
Manufacturer:
TOSHIBA
Quantity:
3 000
Part Number:
W25X20BVSNIG
Manufacturer:
WINBOND
Quantity:
1 000
Part Number:
W25X20BVSNIG
Manufacturer:
WINBOND
Quantity:
8 000
Part Number:
W25X20BVSNIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
W25X10BV/20BV/40BV
9.2.16
Block Erase (D8h)
The Block Erase instruction sets all memory within a specified block (64K-bytes) to the erased state of
all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block
Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS
pin low and shifting the instruction code “D8h” followed a 24-bit block address (A23-A0) (see Figure
2). The Block Erase instruction sequence is shown in figure 16.
The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not
done the Block Erase instruction will not be executed. After /CS is driven high, the self-timed Block
Erase instruction will commence for a time duration of t
(See AC Characteristics). While the Block
BE
Erase cycle is in progress, the Read Status Register instruction may still be accessed for checking the
status of the BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the
cycle is finished and the device is ready to accept other instructions again. After the Block Erase cycle
has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase
instruction will not be executed if the addressed page is protected by the Block Protect (TB, BP2, BP1,
and BP0) bits (see Status Register Memory Protection table).
Figure 16. Block Erase Instruction Sequence Diagram
- 28 -

Related parts for W25X20BVSNIG