MAX802LESA+T Maxim Integrated, MAX802LESA+T Datasheet
MAX802LESA+T
Specifications of MAX802LESA+T
Related parts for MAX802LESA+T
MAX802LESA+T Summary of contents
Page 1
... PD3+ PD3- PCLKO- PCLKO+ THIS SYMBOL REPRESENTS A TRANSMISSION LINE OF CHARACTERISTIC IMPEDANCE (Z ________________________________________________________________ Maxim Integrated Products For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com. ____________________________Features ♦ Single +3.3V Supply ♦ 155Mbps Parallel to 622Mbps Serial Conversion ♦ ...
Page 2
SDH/SONET 4:1 Serializer with Clock Synthesis and LVDS Inputs ABSOLUTE MAXIMUM RATINGS Terminal Voltage (with respect to GND) V .........................................................................-0. All Inputs.................................................-0. Output Current LVDS Outputs (PCLKO±)................................................10mA PECL Outputs (SD±).......................................................50mA Stresses beyond those ...
Page 3
SDH/SONET 4:1 Serializer with Clock Synthesis and LVDS Inputs AC ELECTRICAL CHARACTERISTICS (V = +3.0V to +3.6V, differential LVDS load = 100Ω ±1%, PECL loads = 50Ω ± noted. Typical values are ...
Page 4
SDH/SONET 4:1 Serializer with Clock Synthesis and LVDS Inputs ____________________________Typical Operating Characteristics (continued +3.0V to +3.6V, differential LVDS loads = 100Ω, unless otherwise noted.) CC PCLKO-to-PCLKI SKEW vs. TEMPERATURE -50 ...
Page 5
SDH/SONET 4:1 Serializer with Clock Synthesis and LVDS Inputs _______________Detailed Description The MAX3691 serializer comprises a 4-bit parallel input register, a 4-bit shift register, control and timing logic, a PECL output buffer, LVDS input/output buffers, and a frequency-synthesizing ...
Page 6
SDH/SONET 4:1 Serializer with Clock Synthesis and LVDS Inputs PCLKO PCLKI t PD_ VALID PARALLEL DATA* SD NOTE: SIGNALS SHOWN ARE DIFFERENTIAL. FOR EXAMPLE, PCLKO = (PCLKO+) - (PCLKO-). *PD3 = D3; PD2 = D2; PD1 = D1; ...
Page 7
SDH/SONET 4:1 Serializer with Clock Synthesis and LVDS Inputs __________Applications Information Alternative PECL-Output Termination Figure 3 shows alternative PECL output-termination methods. Use Thevenin-equivalent termination when 2V) termination voltage is not available coupling ...
Page 8
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 8 _____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2004 Maxim Integrated Products PACKAGE OUTLINE, 32/48L TQFP, 7x7x1.4mm PACKAGE OUTLINE, 32/48L TQFP, 7x7x1 ...