IS31FL3731-QFLS2-TR ISSI, IS31FL3731-QFLS2-TR Datasheet
IS31FL3731-QFLS2-TR
Specifications of IS31FL3731-QFLS2-TR
Available stocks
Related parts for IS31FL3731-QFLS2-TR
IS31FL3731-QFLS2-TR Summary of contents
Page 1
... To reduce CPU usage frames can be stored with individual time delays between frames to play small animations automatically. LED frames can be modulated with audio signal. IS31FL3731 is available in QFN-28 (4mm × 4mm) and SSOP-28 package. It operates from 2.7V to 5.5V over the temperature range of -40°C to +85°C. TYPICAL APPLICATION CIRCUIT Note 1: The IC should be placed far away from the mobile antenna in order to prevent the EMI ...
Page 2
... IS31FL3731 PIN CONFIGURATION Package Pin Configuration (Top View) QFN-28 SSOP-28 Integrated Silicon Solution, Inc. – www.issi.com Rev.B, 09/10/2012 2 ...
Page 3
... IS31FL3731 PIN DESCRIPTION No. Pin Description 1 CA9 LED matrix A current output/input port. 2 VCC Power supply. 3 SDB Shutdown the chip when pull to low. 4 INTB Interrupt output. Active low. 5 GND Ground. 6 R_EXT 20kΩ resistance to confirm the LED current CB1 ~ CB9 LED matrix B current output/input port. ...
Page 4
... IS31FL3731 ORDERING INFORMATION INDUSTRIAL RANGE: -40°C TO +85°C Order Part No. Package IS31FL3731-QFLS2-TR QFN-28, Lead-free IS31FL3731-SALS2 Integrated Silicon Solution, Inc. – www.issi.com Rev.B, 09/10/2012 QTY/Reel 2500/Reel 48/Tube 4 ...
Page 5
... IS31FL3731 ABSOLUTE MAXIMUM RATINGS Supply voltage Voltage at any input pin Maximum junction temperature, T JMAX Storage temperature range, T STG Operating temperature range Note: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied ...
Page 6
... IS31FL3731 DIGITAL INPUT SWITCHING CHARACTERISTICS Symbol Parameter f Serial-Clock frequency SCL Bus free time between a STOP and a START t BUF condition t Hold time (repeated) START condition HD, STA t Repeated START condition setup time SU, STA t STOP condition setup time SU, STO t Data hold time HD, DAT t Data setup time ...
Page 7
... The IS31FL3731 uses a serial bus, which conforms to the I2C protocol, to control the chip’s functions with two wires: SCL and SDA. The IS31FL3731 has a 7-bit slave address (A7:A1), followed by the R/W bit, A0. Set A0 to “0” for a write command and set A0 to “1” for a read command ...
Page 8
... IS31FL3731 Figure 6 Writing to IS31FL3731(Automatic address increment) Integrated Silicon Solution, Inc. – www.issi.com Rev.B, 09/10/2012 Figure 4 Interface timing Figure 5 Writing to IS31FL3731(Typical) Figure 7 Reading from IS31FL3731 8 ...
Page 9
... IS31FL3731 REGISTER DEFINITION Table 2 FDh Command Register Data Function 0000 0000 Point to Page One(Frame 1 Register is available) 0000 0010 Point to Page Three(Frame 3 Register is available) 0000 0100 Point to Page Five(Frame 5 Register is available) 0000 0110 Point to Page Seven(Frame 7 Register is available) 0000 1011 Point to Page Nine(Function Register is available) Note: The Command Register should be configured first after writing in the slave address to choose the available register (Frame Registers and Function Registers) ...
Page 10
... IS31FL3731 REGISTER CONTROL FRAME REGISTER Table 4 00h ~ 11h LED Control Register Bit D7:D0 Name X-8 X-1 X-16 Default xxxx xxxx The LED Control Registers store the on or off state of each LED in the Matrix A and B. Please refer to the detail information in Table 7. LED State Bit ...
Page 11
... IS31FL3731 Table 7 Address of Frame Register LED Location Matrix B Matrix A CB1 CA1 1-9 1-16 1-1 1-8 CB2 CA2 2-9 2-16 2-1 2-8 CB3 CA3 3-9 3-16 3-1 3-8 CB4 CA4 4-9 4-16 4-1 4-8 CB5 CA5 5-9 5-16 5-1 5-8 CB6 CA6 6-9 6-16 6-1 6-8 CB7 CA7 7-9 7-16 7-1 7-8 CB8 CA8 8-9 8-16 8-1 8-8 CB9 CA9 9-9 9-16 9-1 9-8 Integrated Silicon Solution, Inc. – www.issi.com Rev.B, 09/10/2012 LED Control Register Blink Control Register ...
Page 12
... IS31FL3731 FUNCTION REGISTER Table 8 00h Configuration Register Bit D7:D5 D4:D3 Name - MODE Default 000 00 The Configuration Register sets operating mode of IS31FL3731. Display Mode MODE 00 Picture Mode 01 Auto Frame Play Mode 1x Audio Frame Play Mode Frame Start FS (Available in Auto Frame Play Mode) 000 Frame 1 ...
Page 13
... IS31FL3731 Table 12 05h Display Option Register Bit D7: Name - IC - Default The Display Option Register sets display option of IS31FL3731. Intensity Control IC 0 Set the intensity of each frame independently 1 Use intensity setting of frame 1 for all other frames Blink Enable BE 0 Disable 1 Enable ...
Page 14
... IS31FL3731 Table 16 09h Breath Control Register 2 Bit D7: Name - B_EN Default 000 0 The Breath Control Register 2 sets the breath function. Breath Enable B_EN (Available in Picture Mode and Auto Frame Play Mode) 0 Disable 1 Enable Extinguish Time τ× 0~7, τ = 3.5ms (Typ.) For example, when 3.5ms× ...
Page 15
... IS31FL3731 Functional Block Diagram VCC SDA SRAM I2C SCL Interface AD Registers IN Audio Signal Process C_FILT GND Integrated Silicon Solution, Inc. – www.issi.com Rev.B, 09/10/2012 INTB Digital Control Logic SDB Current Sink Current CA1~CA9 Source CB1~CB9 R_EXT 15 ...
Page 16
... Mode, Auto Frame Play Mode and Audio Frame Play Mode PICTURE MODE By setting the MODE bit of the Configuration Register (00h) to “00”, the IS31FL3731 operates in Picture Mode. Set the PFS bit of Picture Display Register (01h) to choose the display frame. The Picture Mode C(3) C(4) C(5) C(6) ...
Page 17
... Frame State Register (07h). LED MATRIX CIRCUIT The IS31FL3731 can drive 144 LEDs totally. Part of LEDs can if there is no need to use all 144 LEDs (Figure 13). But the LEDs which are no connected must be off by LED Control Register (Frame Registers will affect other LEDs ...
Page 18
... IS31FL3731 MORE FRAMES DISPLAY The IS31FL3731 can store 8 frames data at best. Each 4 frames writing in Frame Registers is recommended if there are more frames to play (Figure 14). First, store 8 frames data and play 4 frames in front. Then play last 4 frames and writing new data in the Frame Registers (1~4) at the same time. Play the new 4 frames (1~4) and write new data in the Frame Registers (5~8) ...
Page 19
... IS31FL3731 APPLICATION DESIGN Integrated Silicon Solution, Inc. – www.issi.com Rev.B, 09/10/2012 19 ...
Page 20
... IS31FL3731 CLASSIFICATION REFLOW PROFILES Profile Feature Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts) Average ramp-up rate (Tsmax to Tp) Liquidous temperature (TL) Time at liquidous (tL) Peak package body temperature (Tp)* Time (tp)** within 5°C of the specified classification temperature (Tc) Average ramp-down rate (Tp to Tsmax) Time 25° ...
Page 21
... IS31FL3731 PACKAGE INFORMATION QFN-28 Integrated Silicon Solution, Inc. – www.issi.com Rev.B, 09/10/2012 21 ...
Page 22
... IS31FL3731 SSOP-28 Note: All dimensions in millimeters unless otherwise stated. Integrated Silicon Solution, Inc. – www.issi.com Rev.B, 09/10/2012 22 ...