74AUP1G125GM-G NXP Semiconductors, 74AUP1G125GM-G Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74AUP1G125GM-G
Manufacturer Part Number
74AUP1G125GM-G
Description
Buffers & Line Drivers 1.8V SINGLE BUF/DRVR 3-ST
Manufacturer
NXP Semiconductors
Datasheet
1.74AUP1G125GN132.pdf
(25 pages)
Specifications of 74AUP1G125GM-G
Product Category
Buffers & Line Drivers
Rohs
yes
Number Of Input Lines
1
Number Of Output Lines
1
Polarity
Non-Inverting
Supply Voltage - Max
3.6 V
Supply Voltage - Min
0.8 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SOT-886-6
High Level Output Current
- 4 mA
Logic Family
AUP
Logic Type
CMOS
Low Level Output Current
4 mA
Minimum Operating Temperature
- 40 C
Number Of Channels Per Chip
1
Output Type
3-State
Propagation Delay Time
19 ns at 1.1 V to 1.3 V
Factory Pack Quantity
5000
Part # Aliases
74AUP1G125GM,115
NXP Semiconductors
12. Waveforms
Table 10.
74AUP1G125
Product data sheet
Supply voltage
V
0.8 V to 3.6 V
Fig 8.
Fig 9.
CC
Measurement points are given in
The data input (A) to output (Y) propagation delays
Measurement points are given in
Logic levels: V
Enable and disable times
Logic levels: V
Measurement points
OL
OL
and V
and V
HIGH-to-OFF
OFF-to-HIGH
LOW-to-OFF
OFF-to-LOW
Output
V
0.5 V
OH
output
OH
OE input
output
M
are typical output voltage drops that occur with the output load.
are typical output voltage drops that occur with the output load.
Y output
CC
A input
GND
GND
V
V
Table
V
Table
OH
CC
OL
V
All information provided in this document is subject to legal disclaimers.
I
GND
10.
11.
V
I
Rev. 6 — 15 August 2012
V
M
enabled
outputs
t
Input
V
0.5 V
PLZ
t
PHZ
M
V
M
V
CC
V
M
t
PHL
X
V
Y
disabled
outputs
V
V
001aad070
I
CC
t
PZL
t
PZH
t
PLH
Low-power buffer/line driver; 3-state
V
M
V
M
outputs
enabled
mna644
74AUP1G125
t
3.0 ns
r
= t
© NXP B.V. 2012. All rights reserved.
f
14 of 25