PCF8576CT/S480/1,1 NXP Semiconductors, PCF8576CT/S480/1,1 Datasheet - Page 21

no-image

PCF8576CT/S480/1,1

Manufacturer Part Number
PCF8576CT/S480/1,1
Description
LCD Drivers Universal LCD Driver Low Multiplex Rates
Manufacturer
NXP Semiconductors
Datasheet
NXP Semiconductors
PCF8576C
Product data sheet
The display RAM bit map
backplane outputs BP0 to BP3, and the columns 0 to 39 which correspond with the
segment outputs S0 to S39. In multiplexed LCD applications the segment data of the first,
second, third and fourth row of the display RAM are time-multiplexed with BP0, BP1, BP2,
and BP3 respectively.
When display data is transmitted to the PCF8576C, the display bytes received are stored
in the display RAM in accordance with the selected LCD drive mode. The data is stored as
it arrives and does not wait for an acknowledge cycle as with the commands. Depending
on the current multiplex drive mode, data is stored singularly, in pairs, triples or
quadruples. To illustrate the filling order, an example of a 7-segment numeric display
showing all drive modes is given in
applies equally to other LCD types.
Fig 14. Display RAM bit map
backplane outputs
display RAM bits
The display RAM bitmap shows the direct relationship between the display RAM column and the
segment outputs; and between the bits in a RAM row and the backplane outputs.
(rows)/
(BP)
All information provided in this document is subject to legal disclaimers.
0
1
2
3
Rev. 11 — 30 March 2012
0
Figure 14
1
2
display RAM addresses (columns)/segment outputs (S)
Figure
3
shows the rows 0 to 3 which correspond with the
4
Universal LCD driver for low multiplex rates
15; the RAM filling organization depicted
35
PCF8576C
36
© NXP B.V. 2012. All rights reserved.
37
38
mbe525
39
21 of 61

Related parts for PCF8576CT/S480/1,1