89HPES32T8ZHBXG IDT, 89HPES32T8ZHBXG Datasheet - Page 16
![no-image](/images/no-image-200.jpg)
89HPES32T8ZHBXG
Manufacturer Part Number
89HPES32T8ZHBXG
Description
Peripheral Drivers & Components - PCIs
Manufacturer
IDT
Datasheet
1.89HPES32T8ZHBXG.pdf
(37 pages)
Specifications of 89HPES32T8ZHBXG
Product Category
Peripheral Drivers & Components - PCIs
Rohs
yes
Part # Aliases
IDT89HPES32T8ZHBXG
Recommended Operating Supply Voltages
Power-Up Sequence
PES32T8, the power-up sequence must be as follows:
are avoided. There are no maximum time limitations in ramping to valid power levels. The power-down sequence must be in the reverse order of the
power-up sequence.
IDT 89PES32T8 Data Sheet
This section describes the sequence in which various voltages must be applied to the part during power-up to ensure proper functionality. For the
1. V
2. V
3. V
When powering up, each voltage level must ramp and stabilize prior to applying the next voltage in the sequence to ensure internal latch-up issues
DD
DD
TT
V
V
V
V
V
V
PE — 1.5V
I/O — 3.3V
Core, V
DD
DD
DD
DD
TT
SS
Symbol
PE
CORE
I/O
PE
APE
DD
PE, V
JTAG_TRST_N
Internal logic supply
I/O supply except for SerDes LVPECL/CML
PCI Express Digital Power
PCI Express Analog Power
PCI Express Serial Data Transmit Termination
Voltage
Common ground
DD
APE — 1.0V
JTAG_TMS
JTAG_TDO
JTAG_TCK
JTAG_TDI
Parameter
Tpw_16d
Table 13 PES32T8 Operating Voltages
Figure 7 JTAG AC Timing Waveform
Tsu_16b
Tsu_16b
Thld_16b
Thld_16b
Thigh_16a
16 of 37
Minimum
1.425
0.9
3.0
0.9
0.9
0
Tlow_16a
Tlow_16a
Tdo_16c
Typical
1.0
3.3
1.0
1.0
1.5
0
Tper_16a
Maximum
1.575
1.1
3.6
1.1
1.1
Tdz_16c
0
Unit
March 25, 2008
V
V
V
V
V
V