DS2155LNB Maxim Integrated, DS2155LNB Datasheet - Page 137

no-image

DS2155LNB

Manufacturer Part Number
DS2155LNB
Description
Network Controller & Processor ICs
Manufacturer
Maxim Integrated
Datasheet

Specifications of DS2155LNB

Part # Aliases
90-2155L-NB0

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS2155LNB+
Manufacturer:
Maxim
Quantity:
100
Part Number:
DS2155LNB+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bits 0 to 2/Receive Packet Status (PS0 to PS2). These are real-time bits indicating the status as of the last read of
the receive FIFO.
Bit 3/Receive FIFO Empty (REMPTY). A real-time bit that is set high when the receive FIFO is empty.
Bit 4/Transmit FIFO Full (TFULL). A real-time bit that is set high when the FIFO is full.
Bit 5/Transmit FIFO Empty (TEMPTY). A real-time bit that is set high when the FIFO is empty.
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 0/HDLC #1 Opening Byte Event (H1OBT). Set when the next byte available in the receive FIFO is the first
byte of a message.
Bit 1/HDLC #1 Transmit FIFO Underrun Event (H1UDR). Set when the transmit FIFO empties out without
having seen the TMEND bit set. An abort is automatically sent. This bit is latched and is cleared when read.
Bit 2/HDLC #2 Opening Byte Event (H2OBT). Set when the next byte available in the receive FIFO is the first
byte of a message.
Bit 3/HDLC #2 Transmit FIFO Underrun Event (H2UDR). Set when the transmit FIFO empties out without
having seen the TMEND bit set. An abort is automatically sent. This bit is latched and is cleared when read
PS2
0
0
0
0
1
PS1
0
0
1
1
0
7
0
7
0
PS0
0
1
0
1
0
6
0
INFO5, INFO6
HDLC #1 Information Register
HDLC #2 Information Register
2Eh, 2Fh
INFO4
HDLC Event Information Register #4
2Dh
6
0
In Progress
Packet OK: Packet ended with correct CRC codeword
CRC Error: A closing flag was detected, preceded by a corrupt CRC
codeword
Abort: Packet ended because an abort signal was detected (seven or
more 1s in a row).
Overrun: HDLC controller terminated reception of packet because
receive FIFO is full.
TEMPTY
5
0
5
0
TFULL
4
0
4
0
137 of 238
Packet Status
H2UDR
REMPTY
3
0
3
0
H2OBT
2
0
PS2
2
0
H1UDR
1
0
PS1
1
0
H1OBT
0
0
PS0
0
0
.

Related parts for DS2155LNB