74HC00D-Q100 NXP Semiconductors, 74HC00D-Q100 Datasheet - Page 2

• Manufacturer Part Number: 74HC00D-Q100
• Description: Logic Gates 2-IN AND Gate 6V
• Manufacturer: NXP Semiconductors

Specifications of 74HC00D-Q100

• Product: AND
• Logic Family: 74HC
• Number Of Gates: 4
• Number Of Lines (input / Output): 2 /
• Propagation Delay Time: 135 ns
• Supply Voltage - Max: 6 V
• Supply Voltage - Min: 2 V
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• Package / Case: SO-14
• Maximum Power Dissipation: 500 mW
• Minimum Operating Temperature: - 40 C
• Number Of Input Lines: 2
• Operating Temperature Range: - 40 C to + 125 C
• Output Current: 25 mA
• Power Dissipation: 500 mW
• Part # Aliases: 74HC00D-Q100,118

NXP Semiconductors
3. Ordering information
Table 1.
4. Functional diagram
74HC_HCT00_Q100
Product data sheet
Type number
74HC00D-Q100
74HCT00D-Q100
74HC00PW-Q100
74HCT00PW-Q100
74HC00BQ-Q100
74HCT00BQ-Q100
Fig 1.
Logic symbol
10
12
13
Ordering information
1
2
4
5
9
1A
1B
2A
2B
3A
3B
4A
4B
Package
Temperature range Name
40 C to +125 C
40 C to +125 C
40 C to +125 C
mna212
1Y
2Y
3Y
4Y
11
3
6
8
All information provided in this document is subject to legal disclaimers.
Fig 2.
SO14
TSSOP14
DHVQFN14 plastic dual in-line compatible thermal enhanced very
Rev. 1 — 12 July 2012
IEC logic symbol
74HC00-Q100; 74HCT00-Q100
10
12
13
1
2
4
5
9
Description
plastic small outline package; 14 leads; body width
3.9 mm
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
thin quad flat package; no leads; 14 terminals;
body 2.5  3  0.85 mm
mna246
&
&
&
&
3
6
8
11
Fig 3.
A
B
Logic diagram (one gate)
Quad 2-input NAND gate
© NXP B.V. 2012. All rights reserved.
Version
SOT108-1
SOT402-1
SOT762-1
mna211
Y
2 of 15