74LVC16373APAG IDT, 74LVC16373APAG Datasheet
74LVC16373APAG
Specifications of 74LVC16373APAG
Related parts for 74LVC16373APAG
74LVC16373APAG Summary of contents
Page 1
... SEVEN OTHER CHANNELS The IDT logo is a registered trademark of Integrated Device Technology, Inc. INDUSTRIAL TEMPERATURE RANGE © 2006 Integrated Device Technology, Inc. 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O DESCRIPTION: The LVC16373A 16-bit transparent D-type latch is built using advanced dual metal CMOS technology ...
Page 2
... IDT74LVC16373A 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH PIN CONFIGURATION GND GND GND ...
Page 3
... IDT74LVC16373A 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Operating Condition –40°C to +85°C A Symbol Parameter V Input HIGH Voltage Level IH V Input LOW Voltage Level IL I Input Leakage Current High Impedance Output Current ...
Page 4
... PLZ t Set-up Time, data before LE↓ HIGH or LOW SU t Hold Time, data after LE↓ HIGH or LOW H t Pulse Width LE HIGH W (2) t (o) Output Skew SK NOTES: 1. See TEST CIRCUITS AND WAVEFORMS Skew between any two outputs of the same package and switching in the same direction. ...
Page 5
... Enable and Disable Times DATA INPUT TIMING INPUT t REM CONTROL CONTROL Set-up, Hold, and Release Times LOW-HIGH-LOW PULSE t W HIGH-LOW-HIGH PULSE Pulse Width LVC Link LOAD/2 ...
Page 6
... Blank 74 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com 6 INDUSTRIAL TEMPERATURE RANGE Shrink Small Outline Package SSOP - Green Thin Shrink Small Outline Package TSSOP - Green 16-Bit Transparent D-Type Latch with 3-State Outputs Double-Density, ±24mA No Bus-hold -40°C to +85°C for Tech Support: logichelp@idt.com ...