MAX3822UCM+ Maxim Integrated, MAX3822UCM+ Datasheet
MAX3822UCM+
Specifications of MAX3822UCM+
Related parts for MAX3822UCM+
MAX3822UCM+ Summary of contents
Page 1
... Maximum Deterministic Jitter ♦ 2ps Random Jitter ♦ Power-Down Feature Shuts Down Unused Channels ♦ Operating Temperature Range: 0°C to +85°C Applications PART MAX3822UCM MAX3822UCM+ MAX3822U/D *Exposed pad. **Contact factory for availability. Dice are designed to operate from T = 0° only +Denotes lead-free package ...
Page 2
Quad Limiting Amplifier ABSOLUTE MAXIMUM RATINGS Supply Voltage (V ) ........................................... -0.5V to +6.0V CC Differential Input Voltage Swing (IN1+ - IN1-), (IN2+ - IN2-), (IN3+ - IN3-), (IN4+ - IN4-) ..............................................2Vp-p Voltage at LOP1, LOP2, LOP3, LOP4, ...
Page 3
Quad Limiting Amplifier AC ELECTRICAL CHARACTERISTICS (V = +3.0V to +3.6V 0°C to +85°C, unless otherwise noted. Typical values are PARAMETER SYMBOL Data Input Voltage Range Random Jitter Deterministic Jitter Data Output ...
Page 4
Quad Limiting Amplifier (V = +3.3V +25°C, unless otherwise noted DETERMINISTIC JITTER vs. DIFFERENTIAL INPUT VOLTAGE 100 200 300 400 500 600 700 ...
Page 5
Quad Limiting Amplifier PIN NAME 1 IN1+ Noninverted Data Input for Channel 1 2 IN1- Inverted Data Input for Channel 10, V +3.3V Supply Voltage CC 27, 30, 31 IN2+ Noninverted Data ...
Page 6
Quad Limiting Amplifier PIN NAME 26 OUT4+ Noninverted Data Output for Channel 4 28 OUT3- Inverted Data Output for Channel 3 29 OUT3+ Noninverted Data Output for Channel 3 32 OUT2- Inverted Data Output for Channel 2 33 ...
Page 7
Quad Limiting Amplifier CZ1+ LOW PASS OFFSET CORRECTION IN1+ BUFF GAIN IN1- VTH THRESHOLD CONTROL CHANNEL SELECT MAX3822 Figure 1. Functional Diagram up to 80mVp-p. This differential amplifier is designed to work with the power-detect ...
Page 8
... GND and may cause deterministic jitter through an increase of PWD. Each of the MAX3822’s integrated limiting amplifiers includes a DC cancellation loop that provides offset correction to the CML output signal in addition to low- 1.5nH frequency power-supply noise rejection. The DC can- OUT+ ...
Page 9
... Quad Limiting Amplifier Loss-Of-Power Logic The loss-of-power logic circuitry is asserted anytime the input power of one of the limiting amplifiers is observed below the threshold set comprised of two comparators and an S-R flip-flop to compare the outputs of the threshold-control and power-detect circuitry for each of the limiting amplifiers on the MAX3822 ...
Page 10
Quad Limiting Amplifier V ESD CC DIODES 30kΩ CS 40kΩ 20kΩ GND Figure 6. Channel-Select Interface foc = 2 π × Ω × C where 50dB is the gain of the offset-correction ...
Page 11
Quad Limiting Amplifier SIDE A 46.9 46.9 125.2 46.9 206.2 292.6 46.9 365.5 460.0 46.9 524.8 627.4 46.9 684.1 794.8 46.9 846.1 962.2 46.9 1005.4 1129.6 46.9 1167.4 1297.0 46.9 1326.7 1464.4 46.9 1486.0 1631.8 46.9 1645.3 1799.2 ...
Page 12
Quad Limiting Amplifier IN1+ IN1 IN2+ IN2 IN3+ IN3 IN4+ IN4- 12 ______________________________________________________________________________________ (90mil) Chip Topography OUT1+ OUT1 OUT2+ OUT2 (102mil OUT3+ OUT3- V ...
Page 13
Quad Limiting Amplifier (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information www.maxim-ic.com/packages.) ______________________________________________________________________________________ Package Information PACKAGE OUTLINE, 48L TQFP, 7x7x1.0mm EP OPTION 1 21-0065 ...
Page 14
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 14 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2006 Maxim Integrated Products Package Information (continued) PACKAGE OUTLINE, 48L TQFP, 7x7x1 ...