AT91SAM9261S-CU Atmel, AT91SAM9261S-CU Datasheet - Page 23

• Manufacturer Part Number: AT91SAM9261S-CU
• Description: ARM Microcontrollers - MCU BGA IND TEMP
• Manufacturer: Atmel
• Series: 91Sr

Specifications of AT91SAM9261S-CU

• Product Category: ARM Microcontrollers - MCU
• Rohs: yes
• Core: ARM926EJ-S
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 190 MHz
• Program Memory Size: 32 KB
• Data Ram Size: 16 KB
• Operating Temperature Range: - 40 C to + 85 C
• Package / Case: BGA-217
• Mounting Style: SMD/SMT
• Interface Type: 2-Wire, I2S, SPI, USB
• Length: 15 mm
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Number Of Programmable I/os: 96
• Number Of Timers: 4
• Program Memory Type: ROM
• Factory Pack Quantity: 126
• Supply Voltage - Max: 1.32 V, 3.6 V
• Supply Voltage - Min: 1.08 V, 1.65 V, 2.7 V, 3 V

9.10
9.11
6242ES–ATARM–11-Sep-09
Advanced Interrupt Controller
Debug Unit
• Controls the interrupt lines (nIRQ and nFIQ) of an ARM Processor
• Thirty-two individually maskable and vectored interrupt sources
• Four External Sources
• 8-level Priority Controller
• Vectoring
• Protect Mode
• Fast Forcing
• General Interrupt Mask
• Composed of four functions
• Two-pin UART
• Debug Communication Channel Support
– Source 0 is reserved for the Fast Interrupt Input (FIQ)
– Source 1 is reserved for system peripherals (PIT, RTT, PMC, DBGU, etc.)
– Source 2 to Source 31 control up to thirty embedded peripheral interrupts or external
– Programmable edge-triggered or level-sensitive internal sources
– Programmable positive/negative edge-triggered or high/low level-sensitive
– Drives the normal interrupt of the processor
– Handles priority of the interrupt sources 1 to 31
– Higher priority interrupts can be served during service of lower priority interrupt
– Optimizes Interrupt Service Routine Branch and Execution
– One 32-bit Vector Register per interrupt source
– Interrupt Vector Register reads the corresponding current Interrupt Vector
– Easy debugging by preventing automatic operations when protect mode is enabled
– Permits redirecting any normal interrupt source on the Fast Interrupt of the
– Provides processor synchronization on events without triggering an interrupt
– Two-pin UART
– Debug Communication Channel (DCC) support
– Chip ID Registers
– ICE Access Prevention
– Implemented features are 100% compatible with the standard Atmel USART
– Independent receiver and transmitter with a common programmable Baud Rate
– Even, Odd, Mark or Space Parity Generation
– Parity, Framing and Overrun Error Detection
– Automatic Echo, Local Loopback and Remote Loopback Channel Modes
– Support for two PDC channels with connection to receiver and transmitter
interrupts
processor
Generator
AT91SAM9261S
23