LFE3-17EA-7MG328I Lattice, LFE3-17EA-7MG328I Datasheet - Page 20
LFE3-17EA-7MG328I
Manufacturer Part Number
LFE3-17EA-7MG328I
Description
FPGA - Field Programmable Gate Array 17.3K LUTs 116 I/O 1.2V -7 SPEED
Manufacturer
Lattice
Datasheet
1.LFE3-95EA-7LFN672I.pdf
(141 pages)
Specifications of LFE3-17EA-7MG328I
Rohs
yes
Number Of Gates
17 K
Number Of Logic Blocks
38
Embedded Block Ram - Ebr
700 Kbit
Number Of I/os
116
Operating Supply Voltage
1.2 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
CSBGA-328
Distributed Ram
36 Kbit
Minimum Operating Temperature
- 40 C
Operating Supply Current
49.4 mA
Factory Pack Quantity
168
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE3-17EA-7MG328I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFE3-17EA-7MG328I
Manufacturer:
LATTICE
Quantity:
20 000
- Current page: 20 of 141
- Download datasheet (11Mb)
Edge Clock Sources
Edge clock resources can be driven from a variety of sources at the same edge. Edge clock resources can be
driven from adjacent edge clock PIOs, primary clock PIOs, PLLs, DLLs, Slave Delay and clock dividers as shown in
Figure 2-19.
Figure 2-19. Edge Clock Sources
Edge Clock Routing
LatticeECP3 devices have a number of high-speed edge clocks that are intended for use with the PIOs in the
implementation of high-speed interfaces. There are six edge clocks per device: two edge clocks on each of the top,
left, and right edges. Different PLL and DLL outputs are routed to the two muxes on the left and right sides of the
device. In addition, the CLKINDEL signal (generated from the DLL Slave Delay Line block) is routed to all the edge
clock muxes on the left and right sides of the device. Figure 2-20 shows the selection muxes for these clocks.
From Routing
From Routing
Notes:
1. Clock inputs can be configured in differential or single ended mode.
2. The two DLLs can also drive the two top edge clocks.
3. The top left and top right PLL can also drive the two top edge clocks.
Sources for left edge clocks
Input
Input
DLL
PLL
Clock
Clock
Input
Input
Slave Delay
PLL
DLL
Routing
From
Six Edge Clocks (ECLK)
Two Clocks per Edge
Clock Input
2-17
Clock Input
Routing
From
Sources for top
edge clocks
LatticeECP3 Family Data Sheet
Sources for right edge clocks
Slave Delay
DLL
PLL
Architecture
From Routing
From Routing
Clock
Clock
Input
Input
Input
Input
DLL
PLL
Related parts for LFE3-17EA-7MG328I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
17.3K LUTS, 133 I/O, 1.2V, -6 SPEED, PB-FREE
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeECP3™ Family 17000 Cells 65nm Technology 1.2V 256-Pin FTBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
17K LUTS, 1.2V, IND
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
IC FPGA 17.3KLUTS 133I/O 256BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 17.3KLUTS 222I/O 484BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 17KLUTS 222I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 17KLUTS 133I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 17KLUTS 222I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 17KLUTS 133I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 17KLUTS 222I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 17.3KLUTS 484FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 17.3KLUTS 484FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
Specifications: Number of Gates: - ; Number of I /O: 133 ; Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant
Manufacturer:
Lattice Semiconductor Corp.
Datasheet:
Part Number:
Description:
Specifications: Number of Gates: - ; Number of I /O: 116 ; Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant
Manufacturer:
Lattice Semiconductor Corp.
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 17.3K LUTs 116 I/O 1.2V -7 SPEED
Manufacturer:
Lattice
Datasheet: