DR-WLS1273L-102 RFM, DR-WLS1273L-102 Datasheet - Page 21

no-image

DR-WLS1273L-102

Manufacturer Part Number
DR-WLS1273L-102
Description
WiFi / 802.11 Modules 2.4 and 5.8GHz + BT
Manufacturer
RFM
Datasheet

Specifications of DR-WLS1273L-102

Rohs
yes
Protocol Supported
802.11 a/b/g
Frequency Band
64 kHz to 4 GHz
Data Rate
1 Mbps, 2 Mbps, 5.5 Mbps, 11 Mbps
Interface Type
SDIO, UART
Operating Supply Voltage
3 V to 4.2 V
Supply Current Transmitting
350 mA
Supply Current Receiving
150 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Modulation Technique
CCK, DSSS
UART Interface Timing
DR-WLS1273L-102 IRQ Operation
1. The default state of the WLAN_IRQ prior to firmware initialization is 0.
2. During firmware initialization, the WLAN_IRQ is configured by the SDIO module; a WLAN_IRQ
3. A WLAN firmware interrupt is handled as follows:
4. The host is ready to receive another interrupt from the WLAN device.
DR-WLS1273L-102 BT Function Low Power Mode Protocols
The DR-WLS1273L-102 includes a mechanism that handles the transition between operating mode and
deep sleep low-power mode. The protocol is done via the UART and is known as eHCILL (enhanced HCI
Low Level) power management protocol. This protocol is backward compatible with the
BRF6150/BRF6300 /BRF6350/WL1273 HCILL Protocol, so a Host that implements the HCILL for
BRF6150/BRF6350 does not need to change anything in order to work with the DR-WLS1273L-102. The
"Enhanced" portion of the HCILL introduces changes that allow a simpler host implementation of this pro-
tocol. See BT-SW-0024 (BRF Enhanced HCILL 4 wire Power Management Protocol). In addition to the
HCILL protocol, the DR-WLS1273L-102 also supports the power management schemes inherent in the
UART H5 transport layers.
www.RFM.com
© 2012 by RF Monolithics, Inc.
changes its state to 1
(a) The WLAN firmware creates an Interrupt-to-Host, indicated by a 1-to-0 transition on the WLAN_IRQ
line (host must be configured as active-low or falling-edge detect).
(b) After the host is available, depending on the interrupt priority and other host tasks, it masks the
firmware interrupt. The WLAN_IRQ line returns to 1 (0-to-1 transition on the WLAN_IRQ line).
(c) The host reads the internal register status to determine the interrupt sources - the register is cleared
after the read
(d) The host processes in sequence all the interrupts read from this register
(e) The host unmasks the firmware interrupts.
Symbol
t
BR
5
t
t
t
t
t
, t
3
4
6
1
2
7
Parameter
Baud Rate
Baud Rate Accuracy
CTS Low to TX_DATA
CTS High to TX_DATA
CTS High Pulse Width
RTS Low to RX_DATA ON
RTS High to RX_DATA OFF
Technical support +1.972.448.3700
Interrupt set to 1/4 FIFO
Hardware Flow Control
Most Standard Rates
E-mail:
Receive/Transmit
Condition
tech_sup@rfm.com
Minimum
37.5
-2.5
0
1
0
-
-
DR-WLS1273L-102 Data Sheet - 12/13/12
Typical
2
2
-
-
-
-
-
Maximum
4000
1.5
16
1
-
-
-
Page 21 of 31
Units
kbps
byte
byte
µs
bit
µs
%

Related parts for DR-WLS1273L-102