MAX1036KEKA-T Maxim Integrated, MAX1036KEKA-T Datasheet - Page 9

• Manufacturer Part Number: MAX1036KEKA-T
• Description: Analog to Digital Converters - ADC
• Manufacturer: Maxim Integrated

Specifications of MAX1036KEKA-T

• Number Of Channels: 4/2
• Architecture: SAR
• Conversion Rate: 188 KSPs
• Resolution: 8 bit
• Input Type: Single-Ended/Pseudo-Differential
• Snr: 49 dB
• Interface Type: Serial (2-Wire, I2C)
• Operating Supply Voltage: 4.5 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Package / Case: SOT-23
• Maximum Power Dissipation: 567 mW
• Minimum Operating Temperature: - 40 C
• Number Of Converters: 1
• Voltage Reference: 4.096 V

Figure 1. I
of the address byte (see the Slave Address section).
The T/H circuitry enters hold mode two internal clock
cycles later. A conversion or series of conversions are
then internally clocked (eight clock cycles per conver-
sion) and the MAX1036–MAX1039 hold SCL low. When
operating in external clock mode, the T/H circuitry
enters track mode on the seventh falling edge of a valid
slave address byte. Hold mode is then entered on the
falling edge of the eighth clock cycle. The conversion is
performed during the next eight clock cycles.
The time required for the T/H circuitry to acquire an
input signal is a function of input capacitance. If the
analog input source impedance is high, the acquisition
time lengthens and more time must be allowed
between conversions. The acquisition time (t
minimum time needed for the signal to be acquired. It
is calculated by:
where R
R
IN
= 2.5kΩ, and C
A. F/S-MODE I
B. HS-MODE I
SDA
SDA
SCL
SCL
SOURCE
2
t
ACQ
S
S
C Serial Interface Timing
t
t
HD.STA
HD.STA
2
2
C SERIAL INTERFACE TIMING
C SERIAL INTERFACE TIMING
2.7V to 3.6V and 4.5V to 5.5V, Low-Power,
≥ 6.25
is the analog input source impedance,
_______________________________________________________________________________________
t
t
LOW
LOW
IN

= 18pF. t
t
RCL
t
(R
4-/12-Channel 2-Wire Serial 8-Bit ADCs
R
t
t
SU.DAT
SU.DAT
SOURCE
t
t
HIGH
HIGH
ACQ
t
t
FCL
F
+ R
is 1/f
IN
t
HD.DAT
t
HD.DAT
)
SCL

C
IN
ACQ
for external
) is the
HS-MODE
t
t
SU.STA
SU.STA
clock mode. For internal clock mode, the acquisition
time is two internal clock cycles. To select R
allow 625ns for t
for clock frequency variations.
Figure 2. Load Circuit
Sr
Sr
t
HD.STA
t
HD.STA
SDA
A
A
ACQ
in internal clock mode to account
V
DD
t
RCL1
t
t
SU.STO
SU.STO
I
I
OH
OL
t
RDA
= 3mA
= 0mA
400pF
t
V
R
OUT
P
t
t
BUF
BUF
F/S-MODE
t
F
S
S
SOURCE
t
t
FDA
9
,