DS1086LU-834/T&R Maxim Integrated, DS1086LU-834/T&R Datasheet
DS1086LU-834/T&R
Specifications of DS1086LU-834/T&R
Related parts for DS1086LU-834/T&R
DS1086LU-834/T&R Summary of contents
Page 1
... No External Timing Components Required ♦ Power-Down Mode ♦ 5kHz Master Frequency Step Size ♦ EMI Reduction ♦ Industrial Temperature Range: -40°C to +85°C PART DS1086LU DS1086LU+ Note: Contact the factory for custom settings. + Denotes a lead(Pb)-free/RoHS-compliant package SCL* SDA* ...
Page 2
... OL1 V 6mA sink current OL2 3. 15pF (output at default frequency Power-down mode CCQ MIN TYP MAX UNITS 2.7 3.3 3 0.3 CC 0 MIN TYP MAX UNITS 0.6 1 μA -1 μ μA Maxim Integrated ...
Page 3
... Master Oscillator Frequency Tolerance Voltage Frequency Variation Temperature Frequency Variation Dither Frequency Range (Note 6) Integral Nonlinearity of Frequency DAC Step Size DAC Span DAC Default Offset Step Size Offset Default Dither Rate Maxim Integrated SYMBOL CONDITIONS f (Note 2) OSC f Factory-programmed default 3.3V, Default frequency (f CC Δ ...
Page 4
... F Standard mode MIN TYP MAX UNITS 1 period 0 0.1 0.5 ms 200 μs 100 μ μs MIN TYP MAX UNITS 400 kHz 100 1.3 μs 4.7 0.6 μs 4.0 1.3 μs 4.7 0.6 μs 4.0 0.6 μs 4.7 0 0.9 μs 100 ns 250 20 + 0.1C 300 0.1C 1000 0.1C 300 0.1C 1000 B Maxim Integrated ...
Page 5
... HTOL, 1000 temperature cycles at -55°C to +125°C, 96hr 130°C/85%RH/3.6V HAST and 168hr CC 121°C/2 ATM Steam/Unbiased Autoclave. Note 18 the time required after exiting power-down to the beginning of output oscillations. In addition, a delay of t stab is required before the frequency will be within its specified tolerance. Maxim Integrated SYMBOL CONDITIONS Fast mode t SU:STO Standard mode C ...
Page 6
... PRESCALER = 1 1 15pF LOAD PRESCALER DUTY CYCLE vs. TEMPERATURE 66MHz PRESCALER = 1 O 15pF LOAD -40 -15 10 TEMPERATURE (°C) PRESCALER = 1 3.3 3 50MHz O 15pF LOAD 100 1000 = 50MHz = 33.3MHz PRESCALER = Maxim Integrated ...
Page 7
... CC A POWER-DOWN CURRENT vs. SUPPLY VOLTAGE 1.8 1.7 1.6 1.5 1.4 1.3 1.2 1.1 1.0 2.7 3.0 SUPPLY VOLTAGE (V) SUPPLY CURRENT WITH OUTPUT DISABLED vs. SUPPLY VOLTAGE 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0 2.7 3.0 SUPPLY VOLTAGE (V) Maxim Integrated Typical Operating Characteristics (continued) 3.3 3 66MHz O 3.3 3.6 DS1086L POWER-DOWN CURRENT vs. TEMPERATURE 1.64 1.62 1.60 1.58 1.56 1.54 1.52 1.50 1.48 1.46 1.44 -40 - TEMPERATURE (°C) SUPPLY CURRENT WITH OUTPUT DISABLED vs. TEMPERATURE 2.7 2 ...
Page 8
... OUTPUT XTL1/OSC1 OUT V CC SPRD XTL2/OSC2 N.C. DS1086L V CC GND DECOUPLING CAPACITORS (0.1μF and 0.01μF) *SDA AND SCL CAN BE CONNECTED DIRECTLY HIGH IF THE DS1086L NEVER NEEDS TO BE PROGRAMMED IN-CIRCUIT, INCLUDING DURING PRODUCTION TESTING SCL* SDA* PDN OE Maxim Integrated ...
Page 9
... JS4 and JS3 bits in the PRESCALER word and determines the frequency of the dither. The maximum spectral attenuation occurs when the prescaler is set to 1 and is reduced by 2.7dB for every factor of 2 that is used in the prescaler. This Maxim Integrated V CC EEPROM CONTROL REGISTERS ...
Page 10
... 01111101b X X 00000000b 11110000b — x where PRESCALER (02h) OSC JS3 JITTER RATE /8192 OSC /4096 (default) OSC /2048 OSC ACCESS R/W R/W R/W R/W R/W R/W R — , divided by either Maxim Integrated ...
Page 11
... B4 to B0. The result is then written into bits the OFFSET register. Additional examples are provided in the Example Frequency Calculations section. Maxim Integrated B4 to B0: Range: This read-only, factory programmed value is a copy of the factory default offset (OS required to program new master oscillator frequencies shown in Table 2 ...
Page 12
... MHz MHz ) = DAC VALUE 5 kHz SIZE = ≈ 647 36 647 . ( decimal ) ( MIN FREQUENCY OF SELECTED OFFSET + RANGE ) ( DAC VALUE x kHz STEP SIZE 5 = pres c c aler + ( MHz ) ( 647 5 x kHz ) = = = f OUTPUT 4 44 235 . MHz = 11 05875 . MHz 4 (4) (5) ) Maxim Integrated ...
Page 13
... Next, looking at Table provides a range of frequencies centered around the desired frequency. To determine what value to write to the OFFSET register, the RANGE register must first be read. Assuming 12h was read in this example, 13h ( written to the OFFSET register. Maxim Integrated SLAVE ADDRESS R/W DIRECTION BIT ACKNOWLEDGEMENT ...
Page 14
... LOW period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition. The number HD:STA t SU:STA REPEATED START in the data line while the clock line is HIGH are interpreted as control signals. t SU:STO Maxim Integrated ...
Page 15
... At the end of the last received byte, a not acknowledge is returned. Maxim Integrated The master device generates all the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition ...
Page 16
... DAC LSB STOP ACK ACK B1h DATA SLAVE MASTER DAC MSB ACK ACK Package Information PACKAGE OUTLINE TYPE CODE NO. 8 μSOP U8+1 21-0036 LSB SLAVE b0 STOP ACK DATA MASTER DAC LSB STOP NACK LAND PATTERN NO. 90-0092 Maxim Integrated ...
Page 17
... Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance. Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000 © 2012 Maxim Integrated DESCRIPTION The Maxim logo and Maxim Integrated are trademarks of Maxim Integrated Products, Inc. DS1086L Revision History PAGES ...