MAX1133BEAP Maxim Integrated, MAX1133BEAP Datasheet - Page 13

• Manufacturer Part Number: MAX1133BEAP
• Description: Analog to Digital Converters - ADC
• Manufacturer: Maxim Integrated

Specifications of MAX1133BEAP

• Number Of Channels: 1
• Architecture: SAR
• Conversion Rate: 200 KSPs
• Resolution: 16 bit
• Input Type: Single-Ended
• Snr: 92 dB
• Interface Type: Serial
• Operating Supply Voltage: 4.75 V to 5.25 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Package / Case: SSOP-20
• Maximum Power Dissipation: 640 mW
• Minimum Operating Temperature: - 40 C
• Number Of Converters: 1
• Voltage Reference: Internal or External

the beginning of calibration and goes high to signal the
end of calibration, approximately 80,000 clock cycles
later. In external clock mode, SSTRB goes high at the
beginning of calibration and goes low to signal the end
of calibration. Calibration should be performed in the
same clock mode as will be used for conversions.
The MAX1132/MAX1133 can be used with an internal
or external reference. An external reference can be
connected directly at the REF pin or at the REFADJ pin.
CREF is an internal reference node and must be
bypassed with a 1µF capacitor when using either the
internal or an external reference.
When using the MAX1132/MAX1133’s internal refer-
ence, place a 0.22µF ceramic capacitor from REFADJ
to AGND and place a 2.2µF capacitor from REF to
AGND. Fine adjustments can be made to the internal
reference voltage by sinking or sourcing current at
REFADJ. The input impedance of REFADJ is nominally
9kΩ. The internal reference voltage is adjustable to
±1.5% with the circuit of Figure 7.
An external reference can be placed at either the input
(REFADJ) or the output (REF) of the MAX1132/
MAX1133’s internal buffer amplifier.
When connecting an external reference to REFADJ, the
input impedance is typically 9kΩ. Using the buffered
REFADJ input makes buffering of the external reference
unnecessary, however, the internal buffer output must
be bypassed at REF with a 2.2µF capacitor.
When connecting an external reference at REF,
REFADJ must be connected to AV
impedance at REF is a minimum of 164kΩ for DC cur-
rents. During conversion, an external reference at REF
must deliver 250µA DC load current and have an out-
put impedance of 10Ω or less. If the reference has a
higher output impedance or is noisy, bypass it at the
REF pin with a 4.7µF capacitor.
The MAX1132/MAX1133 use a capacitive DAC that
provides an inherent track/hold function. Drive AIN with
a source impedance less than 10Ω. Any signal condi-
tioning circuitry must settle with 16-bit accuracy in less
than 500ns. Limit the input bandwidth to less than half
the sampling frequency to eliminate aliasing. The
MAX1132/MAX1133 has a complex input impedance
which varies from unipolar to bipolar mode (Figure 1).
______________________________________________________________________________________
16-Bit ADC, 200ksps, 5V Single-Supply
Internal Reference
External reference
DD
. Then the input
Analog Input
Reference
The analog input range in unipolar mode is 0 to +12V
for the MAX1132, and 0 to +4.096V for the MAX1133. In
bipolar mode, the analog input can be -12V to +12V for
the MAX1132, and -4.096V to +4.096V for the
MAX1133. Unipolar and bipolar mode is programmed
with the UNI/BIP bit of the Control Byte. When using a
reference other than the MAX1132/MAX1133’s internal
+4.096V reference, the full-scale input range will vary
accordingly. The full-scale input range depends on the
voltage at REF and the sampling mode selected (Tables
3 and 4).
Clocking in a Control Byte starts input acquisition. In
bipolar mode the main capacitor array starts acquiring
the input as soon as a start bit is recognized. If unipolar
mode is selected by the second DIN bit, the part will
immediately switch to unipolar sampling mode and
acquire a sample.
Acquisition can be extended by eight clock cycles by
setting M1 = 1, M0 = 1 (long acquisition mode). The
sampling instant in short acquisition completes on the
falling edge of the sixth clock cycle after the start bit
(Figure 2).
Acquisition is 5.5 clock cycles in short acquisition
mode and 13.5 clock cycles in long acquisition mode.
Short acquisition mode is 24 clock cycles per conver-
sion. Using the external clock to run the conversion
process limits unipolar conversion speed to 125ksps
instead of 200ksps in bipolar mode. The input resis-
tance in unipolar mode is larger than that of bipolar
mode (Figure1). The RC time constant in unipolar mode
is larger than that of bipolar mode, reducing the maxi-
mum conversion rate in 24 external clock mode. Long
acquisition mode with external clock allows both unipo-
lar and bipolar sampling of 150ksps (4.8MHz/32 clock
cycles) by adding eight extra clock cycles to the con-
version.
Figure 7. MAX1132 Reference-Adjust Circuit
100kΩ
+5V
24kΩ
with Reference
510kΩ
Input Acquisition and Settling
0.22µF
REFADJ
MAX1132
Input Range
13