9E4101AFILF IDT, 9E4101AFILF Datasheet

no-image

9E4101AFILF

Manufacturer Part Number
9E4101AFILF
Description
Real Time Clock
Manufacturer
IDT
Datasheet

Specifications of 9E4101AFILF

Product Category
Real Time Clock
Rohs
yes
Part # Aliases
ICS9E4101AFILF
Programmable Timing Control Hub
Recommended Application:
I-temp CK410 clock, Intel Yellow Cover part
Output Features:
Key Specifications:
Functionality
IDT
FS_C
1. FS_C is a three-level input. Please see V
the Input/Supply/Common Output Parameters Table for correct values.
Also refer to the Test Clarification Table.
2. FS_B and FS_A are low-threshold inputs. Please see the V
specifications in the Input/Supply/Common Output Parameters Table for correct values.
0
0
0
0
1
1
1
1
TM
1
2 - 0.7V current-mode differential CPU pairs
6 - 0.7V current-mode differential SRC pair for SATA and
PCI-E
1 - 0.7V current-mode differential CPU/SRC selectable
pair
6 - PCI (33MHz)
3 - PCICLK_F, (33MHz) free-running
1 - USB, 48MHz
1 - DOT, 96MHz, 0.7V current differential pair
1 - REF, 14.318MHz
CPU outputs cycle-cycle jitter < 85ps
SRC output cycle-cycle jitter <125ps
PCI outputs cycle-cycle jitter < 500ps
+/- 300ppm frequency accuracy on CPU & SRC clocks
Programmable Timing Control Hub
FS_B
0
0
1
1
0
0
1
1
2
FS_A
0
1
0
1
0
1
0
1
2
266.66
133.33
200.00
100.00
CPU
MHz
100.00
100.00
100.00
100.00
SRC
MHz
IL_FS
33.33
33.33
33.33
RESERVED
RESERVED
33.33
RESERVED
RESERVED
and V
MHz
PCI
TM
IH_FS
for Intel Systems
14.318
14.318
14.318
14.318
MHz
REF
specifications in
IL_FS
and V
48.00
48.00
48.00
48.00
MHz
U
SB
IH_FS
96.00
96.00
96.00
96.00
DOT
MHz
TM
1
Features/Benefits:
Pin Configuration
for Intel Systems
ITP_EN/PCICLK_F0 8
Supports tight ppm accuracy clocks for Serial-ATA and
PCI-Express
Supports spread spectrum modulation, 0 to -0.5%
down spread
Supports CPU clks up to 400MHz
Uses external 14.318MHz crystal, external crystal load
caps are required for frequency tuning
Supports undriven differential CPU, SRC pair in PD#
for power management.
FS_B/TEST_MODE 16
SRCCLKC4_SATA 27
SRCCLKT4_SATA 26
Vtt_PwrGd#/PD 17
DOTC_96MHz 15
DOTT_96MHz 14
USB_48MHz 12
PCICLK_F1 9
PCICLK_F2 10
SRCCLKC1 20
SRCCLKC2 23
SRCCLKC3 25
SRCCLKT1 19
SRCCLKT2 22
SRCCLKT3 24
FS_A_410 18
PCICLK3 3
PCICLK4 4
PCICLK5 5
VDDSRC 21
VDDSRC 28
VDDPCI 1
VDDPCI 7
VDD48 11
GND 2
GND 6
GND 13
56-pin SSOP
56 PCICLK2
55 PCICLK1
54 PCICLK0
53 FS_C/TEST_SEL
52 REFOUT
51 GND
50 X1
49 X2
48 VDDREF
47 SDATA
46 SCLK
45 GND
44 CPUCLKT0
43 CPUCLKC0
42 VDDCPU
41 CPUCLKT1
40 CPUCLKC1
39 IREF
38 GNDA
37 VDDA
36 CPUCLKT2_ITP/SRCCLKT_7
35 CPUCLKC2_ITP/SRCCLKC_7
34 VDDSRC
33 SRCCLKT6
32 SRCCLKC6
31 SRCCLKT5
30 SRCCLKC5
29 GND
ICS9E4101
DATASHEET
1408A—01/25/10

Related parts for 9E4101AFILF

9E4101AFILF Summary of contents

Page 1

... Input/Supply/Common Output Parameters Table for correct values. Also refer to the Test Clarification Table. 2. FS_B and FS_A are low-threshold inputs. Please see the V specifications in the Input/Supply/Common Output Parameters Table for correct values. Programmable Timing Control Hub IDT TM TM for Intel Systems Features/Benefits: • ...

Page 2

... SRCCLKT2 23 SRCCLKC2 24 SRCCLKT3 25 SRCCLKC3 26 SRCCLKT4_SATA 27 SRCCLKC4_SATA 28 VDDSRC Programmable Timing Control Hub TM IDT TM for Intel Systems PIN TYPE PWR Power supply for PCI clocks, nominal 3.3V PWR Ground pin. OUT PCI clock output. OUT PCI clock output. OUT PCI clock output. PWR Ground pin. ...

Page 3

... GND 52 REFOUT 53 FS_C/TEST_SEL 54 PCICLK0 55 PCICLK1 56 PCICLK2 Programmable Timing Control Hub TM IDT TM for Intel Systems TYPE PWR Ground pin. OUT Complement clock of differential SRC clock pair. OUT True clock of differential SRC clock pair. OUT Complement clock of differential SRC clock pair. OUT True clock of differential SRC clock pair. ...

Page 4

... VDD GND 48 51 1,7 2,6 21,28, Master clock, CPU Analog 11 13 DOT, USB, PLL_48 42 45 Programmable Timing Control Hub TM IDT TM for Intel Systems Frequency PLL2 Programmable Programmable Spread Frequency PLL1 Description Xtal, Ref PCICLK outputs SRCCLK outputs CPUCLK clocks for Intel Systems TM 4 Dividers ...

Page 5

... Beginning Byte = N Data Byte Count = X Beginning Byte N Byte stoP bit Programmable Timing Control Hub TM IDT TM for Intel Systems How to Read: • Controller (host) will send start bit. • Controller (host) sends the write address D2 (H) • ICS clock will acknowledge • ...

Page 6

... Bit 7 Bit 6 14,15 DOT_96MHz 10 Bit 5 Bit Bit 3 Bit 2 Bit 1 Bit 0 Programmable Timing Control Hub TM IDT TM for Intel Systems Name Control Function Output Enable Output Enable Output Enable Output Enable Output Enable Output Enable Output Enable RESERVED Name Control Function Output Enable ...

Page 7

... Bit 6 Bit Bit 4 Bit Bit 2 Bit Bit 0 Programmable Timing Control Hub TM IDT TM for Intel Systems Name Control Function Drive Mode in PCI_Stop RESERVED RESERVED RESERVED Drive Mode in PD Drive Mode in PD Drive mode in PD CPUCLK1 Drive mode in PD CPUCLK0 Name Control Function ...

Page 8

... C Table: Spread Spectrum Control Register Byte 13 Pin # Bit 7 - Bit 6 - Bit 5 - Bit 4 - Bit 3 - Bit 2 - Bit Bit 0 Programmable Timing Control Hub TM IDT TM for Intel Systems Name Control Function RESERVED RESERVED RESERVED WD4 Enables WD3 prograaming bytes WD2 10-19 WD1 WD0 Name Control Function M/N Programming M/NEN Enable ...

Page 9

... Pin # - Bit 7 Bit Bit 5 Bit Bit 3 Bit Bit 1 Bit 0 - Programmable Timing Control Hub TM IDT TM for Intel Systems Name Control Function RESERVED RESERVED SSP13 It is recommended SSP12 to use ICS Spread SSP11 % table for spread SSP10 programming. SSP9 SSP8 Name Control Function SRC Div3 ...

Page 10

... I C Table: Slew Rate Control Register Byte 23 Pin # Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Programmable Timing Control Hub TM IDT TM for Intel Systems Name Control Function RESERVED RESERVED RESERVED RESERVED PCI_Skw3 PCI_Skw2 PCI Skew Control PCI_Skw1 PCI_Skw0 Name Control Function ...

Page 11

... Bit 6 Bit Bit 4 Bit Bit 2 Bit Bit 0 Programmable Timing Control Hub TM IDT TM for Intel Systems Name Control Function RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Test Function ICS ONLY TEST ICS ONLY TEST ICS ONLY TEST ICS ONLY TEST ...

Page 12

... Guaranteed by design and characterization, not 100% tested in production. 2 See timing diagrams for timing requirements. 3 Input frequency should be measured at the REF output pin and tuned to ideal 14.31818MHz to meet ppm accuracy on PLL outputs. Programmable Timing Control Hub TM IDT TM for Intel Systems Min GND - 0.5 -65 -40 2000 ...

Page 13

... Skew sk4 Jitter, Cycle to cycle t jcyc-cyc 1 Guaranteed by design, not 100% tested in production. 2 All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFoutput is at 14.31818MHz Programmable Timing Control Hub TM IDT TM for Intel Systems =2pF, R =33 =49 REF CONDITIONS ...

Page 14

... Skew t sk3 Jitter, Cycle to cycle t jcyc-cyc 1 Guaranteed by design, not 100% tested in production. 2 All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFoutput is at 14.31818MHz Programmable Timing Control Hub TM IDT TM for Intel Systems =2pF, R =33 =49 REF CONDITIONS ...

Page 15

... Guaranteed by design, not 100% tested in production. 2 All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFoutput is at 14.31818MHz Programmable Timing Control Hub TM IDT TM for Intel Systems = 30 pF (unless otherwise specified) L CONDITIONS see Tperiod min-max values 33.33MHz output nominal 33 ...

Page 16

... Output Low Current I OL Rise Time t Fall Time t Skew t sk1 Duty Cycle d Jitter t jcyc-cyc 1 Guaranteed by design, not 100% tested in production. Programmable Timing Control Hub TM IDT TM for Intel Systems =2pF, R =33 =49 REF CONDITIONS MIN 3000 O x Statistical measurement 660 on single ended signal ...

Page 17

... If TEST is selected by B6b6, only B6b7 controls TEST_MODE. The FS_B/TEST_Mode pin is not used. · Power must be cycled to exit TEST. B6b6: 1= ENTER TEST MODE, Default = 0 (NORMAL OPERATION) B6b7: 1= REF/N, Default = 0 (HI-Z) Programmable Timing Control Hub TM IDT TM for Intel Systems HW FS_C/TEST FS_B/TEST _SEL HW PIN ...

Page 18

... Programmable Timing Control Hub INDEX INDEX AREA AREA 45° 45° Ordering Information 9E4101yFILFT Example: XXXX Programmable Timing Control Hub TM IDT TM for Intel Systems c SYMBOL VARIATIONS - SEATING ...

Page 19

... Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, ICS, and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners ...

Related keywords