AX88780_07 ASIX [ASIX Electronics Corporation], AX88780_07 Datasheet - Page 21
![no-image](/images/no-image-200.jpg)
AX88780_07
Manufacturer Part Number
AX88780_07
Description
High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller
Manufacturer
ASIX [ASIX Electronics Corporation]
Datasheet
1.AX88780_07.pdf
(55 pages)
2
1
0
4.7 PHY_CTRL-- Internal PHY Control Register
Offset Address = 0xFC1C
Field
31:13
12
11
10
9
8
7
6:4
3:1
0
TXD2O
TXD1O
TXD0O
Name
SPD_GPIO1
LNK_GPIO0
FUL_EECS
PWDN
PHY_EN
PHYOPMODE
-
-
-
-
R/W
R/W
R/W
R
R/W
R/W
R/W
Type
R/W
R/W
R/W
R
R
R/W
0
0
0
Default
All 0’s
0
0
0
0
0
0
000
000
0
transmission is finished, AX88780 will auto-clear this bit.
TX Descriptor 2 Occupied
Driver set this bit to ‘1’ to indicate that it had used TX descriptor2. When the
transmission is finished, AX88780 will auto-clear this bit.
TX Descriptor 1 Occupied
Driver set this bit to ‘1’ to indicate that it had used TX descriptor1. When the
transmission is finished, AX88780 will auto-clear this bit.
TX Descriptor 0 Occupied
Driver set this bit to ‘1’ to indicate that it had used TX descriptor0. When the
transmission is finished, AX88780 will auto-clear this bit.
Default = 0x0000_0000
Reserved
Speed LED or GPIO1
When this bit is enabled, pin54 is as speed indicator, otherwise it is as
GPIO1 function and controlled by GPIO_CTRL register.
1= enable
0= disable
Link LED or GPIO0
When this bit is enabled, pin55 is as link/traffic indicator, otherwise it is
as GPIO0 function and controlled by GPIO_CTRL register.
1 = enable
0 = disable
EECS Pin as Full-Duplex LED
When this bit is enabled, EECS pin will be as full-duplex indicator and
EEDI pin will be as collision indicator.
1 = enable
0 = disable
Power down PHY
When this bit is enabled, AX88780 will turn off (disable) internal PHY.
1 = enable
0 = disable
PHY Selection
When this bit is enabled, AX88780 will select internal PHY, otherwise it
will select external PHY.
1 = enable
0 = disable
Reserved
Internal 10/100M PHY operation mode
Driver can set these bits to control internal PHY operation mode.
000 = auto-negotiation enable with all capability
001 = auto-negotiation with 100BASE-TX FDX/HDX ability
010 = auto-negotiation with 10BASE-T FDX/HDX ability
011 = Reserved
100 = Manual selection of 100BASE-TX FDX
101 = Manual selection of 100BASE-TX HDX
110 = Manual selection of 10BASE-T FDX
111 = Manual selection of 10BASE-T HDX
Reserved
Reserved, must to be 0
21
ASIX ELECTRONICS CORPORATION
Description
AX88780