H5PS5162FFR-S5 HYNIX [Hynix Semiconductor], H5PS5162FFR-S5 Datasheet - Page 36

no-image

H5PS5162FFR-S5

Manufacturer Part Number
H5PS5162FFR-S5
Description
512Mb DDR2 SDRAM
Manufacturer
HYNIX [Hynix Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
H5PS5162FFR-S5C
Manufacturer:
HYNIX
Quantity:
9 500
Part Number:
H5PS5162FFR-S5C
Quantity:
450
Part Number:
H5PS5162FFR-S5C
Manufacturer:
HYNIC/PBF
Quantity:
8 757
Part Number:
H5PS5162FFR-S5C
Manufacturer:
HYNIX/海力士
Quantity:
20 000
Company:
Part Number:
H5PS5162FFR-S5C
Quantity:
7 247
Company:
Part Number:
H5PS5162FFR-S5C
Quantity:
7 247
Part Number:
H5PS5162FFR-S5J
Manufacturer:
HYNIX/海力士
Quantity:
20 000
Rev. 1.0 / July. 2008
36. These parameters are specified per their average values, however it is understood that the following
relationship between the average timing and the absolute instantaneous timing holds at all times. (Min and
max of SPEC values are to be used for calculations in the table below.)
Example: For DDR2-667, tCH(abs),min = ( 0.48 x 3000 ps ) - 125 ps = 1315 ps
37. tHP is the minimum of the absolute half period of the actual input clock. tHP is an input parameter but
not an input specification parameter. It is used in conjunction with tQHS to derive the DRAM output timing
tQH.
The value to be used for tQH calculation is determined by the following equation;
tHP = Min ( tCH(abs), tCL(abs) ),
where,
tCH(abs) is the minimum of the actual instantaneous clock HIGH time;
tCL(abs) is the minimum of the actual instantaneous clock LOW time;
Clock period jitter during DLL locking period
Cycle to cycle clock period jitter during DLL
Absolute clock HIGH pulse width
Absolute clock LOW pulse width
Cumulative error across n cycles,
Cumulative error across n cycles,
Cumulative error across 2 cycles
Cumulative error across 3 cycles
Cumulative error across 4 cycles
Cumulative error across 5 cycles
Cycle to cycle clock period jitter
Absolute clock period
Parameter
n=11...50, inclusive
n=6...10, inclusive
Clock period jitter
Duty cycle jitter
locking period
Parameter
Symbol
tCK(abs)
tCH(abs)
tCL(abs)
tJIT(per)
tJIT(per,lck)
tJIT(cc)
tJIT(cc,lck)
tERR(2per)
tERR(3per)
tERR(4per)
tERR(5per)
tERR(6~10per)
tERR(11~50per)
tJIT(duty)
Symbol
tCH(avg),min*tCK(avg),min+tJIT(
tCL(avg),min*tCK(avg),min+tJIT(
tCK(avg),min+tJIT(per),min
per),min
per),min
min
-125
-100
-250
-200
-175
-225
-250
-250
-350
-450
-125
min
DDR2-667
max
125
100
250
200
175
225
250
250
350
450
125
tCL(avg),max*tCK(avg),max+tJIT
tCH(avg),max*tCK(avg),max+tJI
tCK(avg),max+tJIT(per),max
-100
-200
-160
-150
-175
-200
-200
-300
-450
-100
min
-80
DDR2-800
H5PS5162FFR series
T(per),max
(per),max
max
max
100
200
160
150
175
200
200
300
450
100
80
Units
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
Release
Notes
Units
35
35
35
35
35
35
35
35
35
35
35
ps
ps
ps
36

Related parts for H5PS5162FFR-S5