A42L8316S-30 AMICC [AMIC Technology], A42L8316S-30 Datasheet
A42L8316S-30
Related parts for A42L8316S-30
A42L8316S-30 Summary of contents
Page 1
Preliminary 256K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE Document Title 256K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE Revision History Rev. No. History 0.0 Initial issue 0.1 Modify AC data PRELIMINARY (August, 2002, Version 0.1) ...
Page 2
Preliminary 256K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE Features n Organization: 262,144 words X 16 bits n Part Identification - A42L8316 (512 Ref.) n Single 3.3V power supply/built-in VBB generator n Low power consumption - Operating: 110mA ...
Page 3
Selection Guide Symbol t RAC Maximum RAS Access Time t Maximum Column Address Access Time AA t CAC Maximum CAS Access Time t OEA Maximum Output Enable ( OE ) Access Time t Minimum Read or Write Cycle Time RC ...
Page 4
Block Diagram OE WE UCAS CAS Clock LCAS Generator Column Address Buffers Refresh Counter & Controller Row Address Buffers RAS Clock RAS Generator Recommended Operating Conditions Symbol Description VCC Power Supply VSS Input High Voltage V Input ...
Page 5
Truth Table Function RAS Standby Read: Word Read: Lower Byte Read: Upper Byte Write: Word Write: Lower Byte Write: Upper Byte Read-Write EDO-Page-Mode Read: Hi-Z -First cycle -Subsequent Cycles EDO-Page-Mode Write -First cycle -Subsequent Cycles EDO-Page-Mode Read-Write -First cycle -Subsequent ...
Page 6
Absolute Maximum Ratings* Input Voltage (Vin -0.5V to +4.6V Output Voltage (Vout ...
Page 7
AC Characteristics (VCC = 3.3V Test Conditions: Input timing reference level Output reference level =2.0V/0. Output Load: 2TTL gate + CL (50pF) Assumed t =2ns T Std # Symbol Parameter t Transition Time ...
Page 8
AC Characteristics (continued) Test Conditions: Input timing reference level Output reference level =2.0V/0. Output Load: 2TTL gate + CL (50pF) Assumed t =2ns T Std # Symbol Parameter 18 t Read Command Setup ...
Page 9
AC Characteristics (continued) Test Conditions: Input timing reference level Output reference level =2.0V/0. Output Load: 2TTL gate + CL (50pF) Assumed t =2ns T Std # Symbol Parameter 36 t Read-Modify-Write Cycle Time ...
Page 10
AC Characteristics (continued) Test Conditions: Input timing reference level Output reference level =2.0V/0. Output Load: 2TTL gate + CL (50pF) Assumed t =2ns T Std # Symbol Parameter 51 t Output Buffer Turn-off ...
Page 11
Word Read Cycle RAS t CRP(9) UCAS LCAS t t ASR(10) RAH(11) A0~A8 Row Address I/O 15 PRELIMINARY (August, 2002, Version 0.1) t RC(1) t RAS(3) t CSH(8) t RCD( RAD(6) RAL(21) t ...
Page 12
Word Write Cycle (Early Write) RAS t CRP(9) UCAS LCAS t t ASR(10) RAH(11) Row Address A0~ I I/O 15 PRELIMINARY (August, 2002, Version 0.1) t RC(1) t RAS(3) t CSH( RCD(5) RSH(7) t ...
Page 13
Word Write Cycle ( Late Write) RAS t CRP(9) UCAS LCAS t t ASR(10) RAH(11) Row Address A0~ I I/O 15 PRELIMINARY (August, 2002, Version 0.1) t RC(1) t RAS(3) t CSH(8) t RCD( ...
Page 14
Word Read-Modify-Write Cycle RAS t CRP(9) UCAS LCAS t ASR(10) t RAH(11) A0~A8 Row Address I/O 15 PRELIMINARY (August, 2002, Version 0.1) t RAS(3) t CSH(8) t RCD(5) t AR(17) t RAD( ASC(24) ...
Page 15
EDO Page Mode Word Read Cycle RAS t CRP(9) UCAS LCAS t t ASR(10) RAH(11) Row A0~ I I/O 15 PRELIMINARY (August, 2002, Version 0.1) t RASP(47) t CSH(8) t RCD(5) t CP(44) t CAS(4) t ...
Page 16
EDO Page Mode Early Word Write Cycle RAS t CRP(9) UCAS LCAS t t RAH(11) ASR(10) A0~A8 Row I/O 15 PRELIMINARY (August, 2002, Version 0.1) t RASP(47) t CSH(8) t RCD( CAS(4) CP(44) ...
Page 17
EDO Page Mode Word Read-Modify-Write Cycle RAS t CRP(9) UCAS LCAS t RAD( RAH(11) ASR(10) A0~A8 Row High-Z I/O 15 PRELIMINARY (August, 2002, Version 0.1) t RASP(47) t CSH(8) t RCD( ...
Page 18
RAS Only Refresh Cycle RAS t CRP(9) UCAS LCAS t ASR(10) A0~A8 Row Note: WE Don't care. CAS Before RAS Refresh Cycle t RP(2) RAS t RPC(50) t CP(44) UCAS LCAS t OFF(23) I I/O 15 ...
Page 19
Hidden Refresh Cycle (Word Read) RAS t CRP(9) UCAS LCAS t RAD(6) t ASR(10) Row A0~A8 t RCS(18 High-Z I I/O 15 PRELIMINARY (August, 2002, Version 0.1) t RC(1) t RAS(3) t AR(17 RCD(5) ...
Page 20
Hidden Refresh Cycle (Early Word Write) RAS t CRP(9) UCAS LCAS t ASR(10) Row A0~A8 t WCS(27 I I/O 15 PRELIMINARY (August, 2002, Version 0.1) t RC(1) t RAS(3) t AR(17 RCD(5) RSH(7) t ...
Page 21
EDO Page Mode Read-Early-Write Cycle (Pseudo Read-Modify-Write) RAS t t RCD(5) CRP(9) UCAS LCAS t RAD( RAH(11) ASC(24) t ASR(10) Row A0~A8 t RCS(18 I I/O 15 PRELIMINARY (August, 2002, Version 0.1) t RASP(47) ...
Page 22
Self Refresh Mode t RP(2) RAS t RPC(50) UCAS LCAS t CP(44) A0~A8 t OFF(23) I I/O 15 Note: WE Don't care. n Self Refresh Mode. a. Entering the Self Refresh Mode: The A42L8316 Self Refresh ...
Page 23
... Package RAS Access Time SOJ 40L (400mil) TSOP 40/44 L type II (400mil) TSOP 40/44 L type II (400mil) Note for industrial operating temperature range. PRELIMINARY (August, 2002, Version 0.1) 0.3V) Parameter Input Capacitance I/O Capacitance 30ns 35ns A42L8316S-30 A42L8316S-35 A42L8316V-30 A42L8316V-35 A42L8316V-30U A42L8316V-35U 22 A42L8316 Series Max. Unit Test Conditions 5 pF ...
Page 24
Package Information SOJ 40L (400mil) Outline Dimensions Seating Plane Symbol Notes: 1. The maximum value of dimension D includes end flash. 2. Dimension E does not include resin fins. 3. Dimension e reference only. ...
Page 25
Package Information TSOP 40/44L (Type II) (400mil) Outline Dimensions Symbol Notes: 1. The maximum value of dimension D includes end flash. 2. Dimension E does not include resin fins. 3. Dimension S includes end ...