W332M72V-100BC WEDC [White Electronic Designs Corporation], W332M72V-100BC Datasheet

no-image

W332M72V-100BC

Manufacturer Part Number
W332M72V-100BC
Description
32Mx72 Synchronous DRAM
Manufacturer
WEDC [White Electronic Designs Corporation]
Datasheet
32Mx72 Synchronous DRAM
FEATURES
BENEFITS
* This product is subject to change without notice.
March 2006
Rev. 3
Suit able for hi-re li abil i ty ap pli ca tions
High Frequency = 100, 125, 133MHz
Package:
• 219 Plastic Ball Grid Array (PBGA), 32 x 25mm
3.3V ±0.3V power supply
Fully Synchronous; all signals registered on pos i tive
edge of system clock cycle
Internal pipelined operation; column address can be
changed every clock cycle
Internal banks for hiding row access/precharge
Programmable Burst length 1,2,4,8 or full page
8,192 refresh cycles
Rang es
Organized as 32M x 72
Weight: W332M72V-XBX – 3.5 grams typical
40% SPACE SAV INGS
Re duced part count
Re duced I/O count
• 19% I/O Re duc tion
Re duced trace lengths for low er par a sit ic
ca pac i tance
Lam i nate in ter pos er for op ti mum TCE match
Pinout compatible with lower desities
WEDPN4M72V-XB2X, WEDPN8M72V-XB2X and
WEDPN16M72V-XB2X
Commercial, Industrial and Military Temperature
Count
White Electronic Designs
Area
I/O
22.3
TSOP
11.9
54
5 x 265mm
5 x 54 pins = 270 pins
Discrete Approach
TSOP
11.9
54
2
TSOP
11.9
= 1328mm
54
TSOP
11.9
54
2
1
GENERAL DESCRIPTION
The 256MByte (2Gb) SDRAM is a high-speed CMOS,
dy nam ic ran dom-access, memory using 5 chips containing
536,870,912 bits. Each chip is internally confi gured as a
quad-bank DRAM with a syn chro nous interface. Each of
the chip’s 134,217,728-bit banks is or ga nized as 8,192
rows by 1,024 columns by 16 bits.
Read and write accesses to the SDRAM are burst ori-
ented; ac cess es start at a selected location and continue
for a pro grammed number of locations in a programmed
se quence. Ac cess es be gin with the registration of an
ACTIVE com mand, which is then fol lowed by a READ or
WRITE com mand. The address bits reg is tered coincident
with the AC TIVE command are used to select the bank
and row to be accessed (BA0, BA1 select the bank; A0-
12 select the row). The address bits reg is tered co in ci dent
with the READ or WRITE com mand are used to se lect the
starting col umn lo ca tion for the burst ac cess.
The SDRAM provides for programmable READ or WRITE
burst lengths of 1, 2, 4 or 8 locations, or the full page, with
a burst terminate option. An AUTO PRECHARGE function
may be en abled to provide a self-timed row precharge that
is initiated at the end of the burst sequence.
The 2Gb SDRAM uses an internal pipelined architecture to
achieve high-speed operation. This architecture is com pat i ble
with the 2n rule of prefetch architectures, but it also allows
the column ad dress to be changed on every clock cycle to
achieve a high-speed, fully random access. Precharging
one bank while ac cess ing one of the other three banks
will hide the precharge cycles and provide seam less, high-
speed, random-access op er a tion.
The 2Gb SDRAM is designed to operate at 3.3V. An auto
refresh mode is provided, along with a power-saving,
power-down mode.
TSOP
11.9
54
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
ACTUAL SIZE
White Electronic Designs
219 Balls
800mm
W332M72V-XBX
32
2
W332M72V-XBX
25
19%
40%
G
S
A
V
N
S
I

Related parts for W332M72V-100BC

W332M72V-100BC Summary of contents

Page 1

... Internal banks for hiding row access/precharge Programmable Burst length 1,2,4,8 or full page 8,192 refresh cycles Commercial, Industrial and Military Temperature Rang es Organized as 32M x 72 Weight: W332M72V-XBX – 3.5 grams typical BENEFITS 40% SPACE SAV INGS Re duced part count Re duced I/O count • 19% I/O Re duc tion ...

Page 2

... CCQ CCQ 78 2 W332M72V-XBX CCQ CCQ ...

Page 3

... DQMH 3 WE# RAS# CAS 0-1 CLK CLK 4 U4 CKE CKE CS# 4 DQML DQML DQMH DQMH 4 3 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com W332M72V-XBX RAS # 0 CAS # RAS # 1 CAS # RAS # ...

Page 4

... After the AUTO REFRESH cycles are complete, the SDRAM is ready for Mode Register programming. Be cause the Mode Register will power unknown March 2006 Rev. 3 W332M72V-XBX state, it should be loaded prior to applying any operational command. REGISTER DEFINITION MODE REGISTER The Mode Register is used to defi ne the specifi c mode tion of the SDRAM. This defi ...

Page 5

... Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block. 7. For a burst length of one, A0-9 select the unique column to be accessed, and Mode Register bit M3 is ignored. 5 W332M72V-XBX TABLE 1 – BURST DEFINITION Order of Accesses Within a Burst Starting Column Address ...

Page 6

... When the burst length programmed via M0-M2 applies to both READ and WRITE bursts; when the programmed burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses. 6 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com W332M72V-XBX DON'T CARE UNDEFINED T4 OH TABLE 2 – CAS LATENCY ...

Page 7

... This pre vents unwanted commands from being registered dur ing idle or wait states tions already in progress are not affected. LOAD MODE REGISTER The Mode Register is loaded via inputs A0-11 (A12 should be driven low). See Mode Reg is ter heading in the March 2006 Rev. 3 W332M72V-XBX CS# RAS# CAS# WE# DQM H X ...

Page 8

... PRECHARGE is non per sis tent in that it is either enabled or disabled for each in di vid u al READ or WRITE com mand. March 2006 Rev. 3 W332M72V-XBX AUTO PRECHARGE ensures that the precharge is initiated at the earliest valid stage within a burst. The user must not is sue another command to the same bank until the precharge time ( completed ...

Page 9

... CAPACITANCE (NOTE 2) Symbol CI1 CA CI2 CIO BGA THERMAL RESISTANCE Symbol Theta JA Theta JB Theta JC 9 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com W332M72V-XBX Unit V V °C °C °C Max Unit ...

Page 10

... CC CCQ A (All other pins not under test = 0V OUT CCQ +3.3V ± 0.3V; -55°C ≤ T ≤ +125°C CC CCQ A 10 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com W332M72V-XBX Symbol Min Max 3.6 CC CCQ 0 -0.3 ...

Page 11

... REF t 16 REF RFC RRD t 0.3 1.2 0 CLK + 7ns 1 CLK + 7ns XSR 11 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com W332M72V-XBX -125 -133 Unit Max Min Max 6 5 0.8 1.5 2.5 2.5 7.5 10 0.8 1.5 0.8 1.5 0.8 1 1.8 120,000 50 120,000 68 20 ...

Page 12

... WRITE is executed. 1.5V 24. Precharge mode only. 25. JEDEC and PC100 specify three clocks. 26. Parameter guaranteed by design. before going OH 27. Self refresh available in commercial and industrial temperatures only. 12 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com W332M72V-XBX -100 -125 -133 ...

Page 13

... ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES March 2006 Rev. 3 BOTTOM VIEW 32.1 (1.264) MAX 219 x Ø 0.762 (0.030) NOM 19.05 (0.750) NOM 13 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com W332M72V-XBX 25.1 (0.988) MAX 0.61 (0.024) NOM 2.03 (0.080) MAX ...

Page 14

... B = 219 Plastic Ball Grid Array (PBGA), 32mm x 25mm DEVICE GRADE Mil i tary -55°C to +125° dus tri al -40°C to +85° Com mer cial 0°C to +70°C March 2006 Rev. 3 ORDERING INFORMATION W 3 32M XXX White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com W332M72V-XBX ...

Page 15

... Change ball E5, E10, F5, L12 and K5 from NC to DNU March 2006 Rev and I values CC4 CC7 15 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com W332M72V-XBX Release Date Status April 2004 Advanced June 2005 Final August 2005 Final March 2006 Final ...

Related keywords