74HCT157DTR2G ON Semiconductor, 74HCT157DTR2G Datasheet
74HCT157DTR2G
Specifications of 74HCT157DTR2G
Related parts for 74HCT157DTR2G
74HCT157DTR2G Summary of contents
Page 1
Quad 2−Input Data Selectors / Multiplexers High−Performance Silicon−Gate CMOS The 74HCT157 is identical in pinout to the LS157. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. This device routes ...
Page 2
... A0 − A3, B0 − the levels of the respective Data−Word Inputs. ORDERING INFORMATION Device 74HCT157DR2G 74HCT157DTR2G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb−Free. 2 ...
Page 3
... Maximum Input Leakage Current in I Maximum Quiescent Supply CC Current (per Package) DI Additional Quiescent Supply CC Current 1. Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High−Speed CMOS Data Book (DL129/D). 2. Total Supply Current = I + Σ Value – 0 7.0 – 0 0.5 CC – 0 ...
Page 4
... NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the ON Semiconductor High−Speed CMOS Data Book (DL129/D). C Power Dissipation Capacitance (Per Package Used to determine the no−load dynamic power consumption Semiconductor High−Speed CMOS Data Book (DL129/D pF, Input 6.0 ns) L ...
Page 5
INPUTS A0, A1, A2, A3 (Pins 2, 5, 11, 14) Nibble A inputs. The data present on these pins is transferred to the outputs when the Select input low level and the Output Enable input is at ...
Page 6
EXPANDED LOGIC DIAGRAM NIBBLE 11 OUTPUTS OUTPUT ENABLE 1 SELECT http://onsemi.com DATA OUTPUTS ...
Page 7
... G K −T− SEATING PLANE 0.25 (0.010 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC−16 CASE 751B−05 ISSUE K −B− 0.25 (0.010 SOLDERING FOOTPRINT ...
Page 8
... −V− C 0.10 (0.004) −T− SEATING D PLANE 16X 0.36 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS TSSOP−16 CASE 948F−01 ISSUE Ç Ç Ç ...
Page 9
... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...