MSM98S ETC1 [List of Unclassifed Manufacturers], MSM98S Datasheet
MSM98S
Related parts for MSM98S
MSM98S Summary of contents
Page 1
... D S ATA HEET MSM38S0000 Sea of Gates and MSM98S000 Customer Structured Arrays 0.8µm Mixed 3-V/5 February 1995 T S ...
Page 2
T RADEMARKS AIX, DOS, PC, and Windows are trademarks, and IBM is a registered trademark of IBM Corporation Apollo, Domain, and DomainOS are trademarks of Apollo Computer, a subsidiary of Hewlett-Packard AutoLogic, IDEA, QuickFault, QuickGrade, QuickPath, QuickSim, and Mentor Graphics ...
Page 3
... QFPs. MSM38S SOG-based designs are therefore ideal for pad-limited circuits that require rapid prototyping turnaround times. The MSM98S CSA Series is an all-mask-level superset of the SOG series, available in 29 sizes. The CSA offerings combine the SOG architecture’s logic flexibility with the higher integration yielded by optimized diffusion for faster and more compact memory blocks ...
Page 4
... MSM98S032x032 or any larger array base, but not on the MSM98S029x029. [2] Usable gate count is design dependent and varies based upon the number of fan-outs per net, internal busses, floor plan, RAM/ROM blocks, etc ...
Page 5
... SS each corner for wafer probing only MSM98S000 CSA Layout Methodology The procedure to design, place, and route a CSA follows. 1. Select suitable base array frame from the available predefined sizes. To select an array size: - Identify the macrocell functions required and the minimum array size to hold the macrocell functions ...
Page 6
MSM38S/98S Data Sheet –––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––– - Add together all the area occupied by the required random logic and macrocells and select the optimum array. 2. Make a floor plan for the design’s megacells. - OKI Design Center engineers verify the master ...
Page 7
ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings Parameter Power supply voltage Input voltage Output voltage Output current per I/O base cell Current per power PAD Storage temperature [1] Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation ...
Page 8
MSM38S/98S Data Sheet –––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––– DC Characteristics (V = 4 Parameter High-level input voltage Low-level input voltage TTL-level Schmitt Trigger input threshold voltage CMOS-level Schmitt Trigger input threshold voltage High-level output ...
Page 9
DC Characteristics (V = 2 Parameter High-level input voltage Low-level input voltage CMOS-level Schmitt Trigger input threshold voltage High-level output voltage Low-level output voltage High-level input current Low-level input ...
Page 10
MSM38S/98S Data Sheet –––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––– AC Characteristics (Core Parameter Internal gate delay times Inverter 2-input NAND 2-input NOR Inverter 2-input NAND 2-input NOR Flip-flop (FD1A) Delay time: Set-up time: Hold ...
Page 11
AC Characteristics (I 3 Parameter Type Input buffer delay TTL input times CMOS input Output buffer Push-pull for HH delay times & 0.3 ...
Page 12
MSM38S/98S Data Sheet –––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––– MACRO LIBRARY Macro Library Macro-functions MACROCELLS FOR DRIVING CLOCK TREES OKI offers clock-tree drivers that guarantee a skew time of less than 1.0 ns. The advanced layout software uses dynamic driver placement and sub-trunk allocation to ...
Page 13
Dynamic sub-trunk allocation • Single clock tree driver logic symbol • Single-level clock drivers • Automatic branch length minimization • Dynamic driver placement • four clock trunks The clock-skew management scheme is described in detail in ...
Page 14
MSM38S/98S Data Sheet –––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––– AUTOMATIC TEST VECTOR GENERATION OKI’s 0.8 m ASIC technologies support Automatic Test Vector Generation (ATVG) using full scan-path design techniques, including the following: • Increases fault coverage 95% • Uses Synopsys Test Compiler • Automatically inserts ...
Page 15
DESIGN PROCESS Schematics [1] CDC Floorplanning Netlist Conversion (EDIF 200) Scan Insertion (Optional) [1] CDC Floorplanning Layout (Silvar Lisco Gards) Verification (Cadence DRACULA) Post-Layout Simulation (Cadence Verilog) Manufacturing Test Program Prototype Conversion [1] OKI Circuit Data Check program (CDC) ...
Page 16
MSM38S/98S Data Sheet –––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––– OKI ADVANCED DESIGN CENTER CAD TOOLS • Floorplanning for front-end simulation and back-end layout controls • Clock tree structures improve first-time silicon success by eliminating clock skew problems • Power calculation which predicts circuit power under ...
Page 17
PACKAGE OPTIONS MSM38S0000 42-Alloy QFP Package Menu Master Slice I/O [1] 44 MSM38S... Pads 0110 100 0210 136 0300 160 0570 216 0980 280 1500 344 2250 420 Body Size (mm) 9.5 x 10.5 Lead Pitch (mm) 0.8 [1] ...
Page 18
MSM38S/98S Data Sheet –––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––– MSM38S0000 PLCC and CPGA Package Menu Master Slice [1] MSM38S... 44 I/O Pads 0110 100 0210 136 0300 160 0570 216 0980 280 1500 344 2250 420 Body Size (mm) 17x17 Lead Pitch (mm) 1.27 [1] ...
Page 19
... MSM98S000 QFP Package Menu ...
Page 20
... MSM98S000 PLCC and CPGA Package Menu ...
Page 21
MSM38S/98S Data Sheet OKI SEMICONDUCTOR 19 ...
Page 22
MSM38S/98S Data Sheet –––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––– 20 OKI SEMICONDUCTOR ...
Page 23
OKI R EGIONAL Northwest Area Eastern Area 785 N. Mary Avenue Shattuck Office Center Sunnyvale, CA 94086 138 River Road Andover, MA 01810 Tel: 408/720-8940 Tel: 508/688-8687 Fax: 408/720-8965 Fax: 508/688-8896 Automotive Electronics Southwest Area 17177 N. Laurel Park Drive ...