LC74731 Sanyo Semicon Device, LC74731 Datasheet
LC74731
Related parts for LC74731
LC74731 Summary of contents
Page 1
... Ordering number : ENN*6526 Preliminary Overview The LC74731W and LC74732W are on-screen display CMOS ICs that display characters and patterns screen under the control of a microcontroller. These ICs display 16 16-dot characters and lines of text with 24 characters per line. Features • Text structure: 12 lines ...
Page 2
... SS XTALin 2 XTALout 3 CTRL1 4 OSCin 5 OSCout 6 MUTE 7 CDLR 8 SYNCjdg/Rout 9 CHARA/Gout 10 BLANK/Bout 11 IEOUT/BLKout 12 OUTMOD SIN 15 SCLK LC74731W,74732W A10 44 A11 43 A12 42 A13 41 A14 40 A15 39 A16 38 A17 RST 35 SEPin (V) ...
Page 3
... V 1 Power supply (+ LC74731W,74732W Description Ground connection. (Digital system ground) Connections for the crystal element and capacitors that form the internal sync signal generating crystal oscillator. Xtalin can also be used to input an external clock signal. (2fsc or 4fsc) external clock input mode. ...
Page 4
... D3 Data input Data input Data input Data input 0 LC74731W,74732W Description ROM address output 17 ROM address output 16 ROM address output 15 ROM address output 14 ROM address output 13 ROM address output 12 ROM address output 11 ROM address output 10 ROM address output 9 ROM address output 8 ...
Page 5
... Input voltage OSC1 Oscillator frequency F OSC2 Note: If the Xtalin pin is used in clock input mode, applications must take adequate input noise prevention and reduction measures. LC74731W,74732W Conditions V 1 and All input pins SYNCJDG, BLANK, CHARA, SEPOUT A17, CE, and OE ...
Page 6
... Low-level output voltage Input current Operating current drain LC74731W,74732W unless otherwise specified. DD Pin Conditions and and Y OUT OUT OUT SYNCJDG, SETPOUT 5 BLANK, CHARA, and IEOUT I = – ...
Page 7
... Outlining level Outlining level Character level CHA Character level CHA LC74731W,74732W Pin Conditions CVOUT (1): When SYNC – LEVEL = 0 5 (2): When SYNC – LEVEL = 1 5 (3): When SYNC – LEVEL = 1.4 V Ratings Unit min typ max (1) 0 ...
Page 8
... One word write time t wt Supplementary Materials CS t (cs) su SCLK SIN CS t word SCLK 0 1 LC74731W,74732W ± 0 Conditions SCLK CS (the period when CS is high) CS SIN CS SIN The time to write 8 bits of data RAM data write time t (sclk) t (sclk ...
Page 9
... System Block Diagram LC74731W,74732W Decoder No. 6526-9/38 ...
Page 10
... Note that when the display character data write command (COMMAND1) is written, tthese ICs lock into the display character data write mode, and another first byte cannot be written. When the CS pin is set high, the these ICs are set to the COMMAND0 (display memory write address setup mode) state. LC74731W,74732W First byte Data ...
Page 11
... Display memory line address ( (hexadecimal Note that all registers are set to 0 when these ICs are reset by the RST pin. LC74731W,74732W Content Function Content Function Notes Notes No. 6526-11/38 ...
Page 12
... Cyan 1 1 White Notes Note that when this command is input, the LC74731W/74732W lock into the display character data write mode until the CS pin is set high. Switching between internal and external ROM Character frame specification Notes Blinking specification Selected by COM60 second byte and ATSEL. ...
Page 13
... Note that all registers are set to 0 when these ICs are reset by the RST pin. Continuous mode (cleared by setting CS high) operates as follows according to IR. When internal ROM is specified: 1-1 When external ROM is specified: 1-1 LC74731W,74732W Content Function Content Function 1-2-1 1-2-2 1-2-3 1-2-3 1-2-1 1-2-2 1-2-3 1-2-2 ...
Page 14
... VP5 1 H: the horizontal synchronization pulse period 0 = 20H (525H systems) 4 VP4 1 = 25H (625H systems VP3 VP2 VP1 1 0 VP0 0 (LSB) 1 LC74731W,74732W Content Function RRM0 0 Initial value (depends on IR) 1 1-2-1 1-2-2 1-2-3 Fixed 0 1-2-2 1-2-3 Fixed 1 1-2-3 Fixed Content Function ∑ n=0 HSYNC VS ...
Page 15
... HP2 HP1 1 0 HP0 0 (LSB) 1 Note that all registers are set to 0 when these ICs are reset by the RST pin. LC74731W,74732W Content Function Content Function ∑ n=0 Notes Notes The horizontal display start position is set by the 7 bits HP0 to HP6. ...
Page 16
... VS0 HS1 1 HS1 HS0 Note that all registers are set to 0 when these ICs are reset by the RST pin. LC74731W,74732W Content Function Content Function VS0 Character size HS0 Character size ...
Page 17
... Line 2 (line 8) specification Line 1 (line 7) specification: off 0 LSZ60 1 Line 1 (line 7) specification: on Note that all registers are set to 0 when these ICs are reset by the RST pin. LC74731W,74732W Content Function Upper/lower line specification Content Function The line shown in parentheses is specified when LSZUD is 1. ...
Page 18
... Character display: off 0 DSPON 1 Character display: on Note that all registers are set to 0 when these ICs are reset by the RST pin. LC74731W,74732W Content Function This bit must always be 0. The RAM erase operation takes about 500 µs. (It must be executed in the DSPOFF state.) This setting is valid in external synchronization mode when character display is off ...
Page 19
... PH2 PH1 PH0 Note that all registers are set to 0 when these ICs are reset by the RST pin. LC74731W,74732W Content Function NP1 NP0 Signal format 0 0 NTSC 0 1 PAL PAL 1 1 PAL NTSC4.43 ...
Page 20
... SN2 SN1 SN0 1 Note that all registers are set to 0 when these ICs are reset by the RST pin. LC74731W,74732W Content Function Content Function RN1 RN0 Number of times HSYNC detected times (32 times times (64 times times (128 times) ...
Page 21
... SJNS1 SJCS1 SJCS0 1 SJCS1 SJCS0 1 1 Note that all registers are set to 0 when these ICs are reset by the RST pin. LC74731W,74732W Content Function Output 0 CSYNC A0-17 “Z” Content Function Times 0 0 None ...
Page 22
... Outlining level 0 only (VBK0) 0 EGL 1 Two-stage outlining level (VBK0, VBK1) Note that all registers are set to 0 when these ICs are reset by the RST pin. LC74731W,74732W Content Function Switches the ENBVI signal LCSTOP control signal Content Function Switches the CV ...
Page 23
... Positive polarity Note that all registers are set to 0 when these ICs are reset by the RST pin. SYnin: CVIDEO (Built-in sync separator circuit) SEPin: None (internal vertical separation) or :VSYNC SYNin: HD SEPin: CSYNC (internal vertical separation) LC74731W,74732W Content Function 0 NO1 RS1 1 NO2 ...
Page 24
... Reverse video, blinking 2 ATSEL 1 Character frame specified 0 BLK1 1 BLK1 BLK0 Note that all registers are set to 0 when these ICs are reset by the RST pin. LC74731W,74732W Content Function Content Function 0 NO1 BK1 1 NO2 BK2 0 NO3 BK3 0 NO1 CHA1 1 NO2 ...
Page 25
... Line 1 (line 7) setting: off 0 LFC60 1 Line 1 (line 7) setting: on Note that all registers are set to 0 when these ICs are reset by the RST pin. LC74731W,74732W Content Function Outlining control line specification Content Function Outlining line setting The values in parentheses apply when LFCUD is 1. ...
Page 26
... GY0 Note that all registers are set to 0 when these ICs are reset by the RST pin. LC74731W,74732W Content Function Content Function GS0 Mode 0 Normal (character background color) 1 Full area and reverse invalid (other than ±1) 0 Transparent 1 (all) 1 Transparent 2 (other than ± ...
Page 27
... Line 1 (line 7) setting: off 0 LGY60 1 Line 1 (line 7) setting: on Note that all registers are set to 0 when these ICs are reset by the RST pin. LC74731W,74732W Content Function Line spacing control - line specification Content Function Line setting for line spacing control The values in parentheses apply when LGYUD is 1. ...
Page 28
... CHLC0 RSLC1 1 RSLC2 RSLC1 1 1 Note that all registers are set to 0 when these ICs are reset by the RST pin. LC74731W,74732W Content Function Content Function BKLC0 0 NO1 BK1 1 NO2 BK2 0 NO3 BK3 CHLC0 0 NO1 CHA1 1 NO2 ...
Page 29
... Line 1 (line 7) setting: off 0 LCL60 1 Line 1 (line 7) setting: on Note that all registers are set to 0 when these ICs are reset by the RST pin. LC74731W,74732W Content Function Display levels - line specification Content Function Display level line setting The values in parentheses apply when LCLUD is 1. ...
Page 30
... Line 2 (line 8) setting Line 1 (line 7) setting: off 0 LHT60 1 Line 1 (line 7) setting: on Note that all registers are set to 0 when these ICs are reset by the RST pin. LC74731W,74732W Content Function Halftone control Halftone line specification Content Function Halftone line setting The values in parentheses apply when LHTUD is 1. ...
Page 31
... XONSS 1 Feedback resistor disconnected 0 BLK01 BLK00 1 BLK02 BLK01 LC74731W,74732W Content Function Content Function 0 CHA + BK + CHAB 1 CHA +BK only 0 CHA only 1 BK only Notes Notes Switches the XTALIN amplifier input Only valid when RGB output is specified. Switches the background color in RGB output mode The background color is specified by COM4 second byte ...
Page 32
... Rows LC74731W,74732W 24 Characters HEX HEX ...
Page 33
... Color burst: high CBH V : Background color 1: low RSL1 V : Outlining: 1 BK1 V : Pedestal Background color 2: low RSL2 V : Color burst: low CBL V : Sync SN BCOL01: RSL1 BCOL0: CBH BCOL11:RSH1 LC74731W,74732W RSH3 RSH2 PD V RSL2 V CBL Output voltage (1) [V] Output voltage (2) [V] 2.65 2.37 2.23 2.08 2.01 1.80 1 ...
Page 34
... CHA3 Y : Outlining: 3 BK3 Y : Background color 3 RS3 Y : Background color 2 RS2 Y : Background color 1 RS1 Y : Outlining: 1 BK1 Y : Color burst Pedestal Sync SN BCOL01: YBK1 BCOL10: YRS1 BCOL11: YRS3 LC74731W,74732W RS2 Output voltage (1) [V] Output voltage (2) [V] 2.65 2.37 2.23 2.08 2.02 1.80 1.76 1.50 1.37 1.37 0.80 Y CHA1 Y CHA2 Y CHA3 ...
Page 35
... C : Color burst: high CBH C : Background color 1: low RSH1 C : Bias BIAS C : Background color 2: low RSL1 C : Color burst: low CBL C : Background color 2: low RSL2 BCOL01, 10, 11: CBIAS LC74731W,74732W CRSH2 CCBH CCBL CRSL3 CRSL2 Output voltage (1) [V] Output voltage (2) [V] 3.07 2.80 2.74 2.50 2.25 2.20 1.93 CRSH1 CRSL1 Output voltage (3) [V] 3 ...
Page 36
... SS Xtal IN Xtal OUT CTRL1 OSCIN OSCOUT MUTE CDLR SYNCJDG/ROUT CHARA/GOUT BLANK/BOUT IBOUT/BLKOUT OUTMOD CS SIN SCLK Buffer Clamp LC74731W,74732W SEPOUT Buffer Buffer Clamp Clamp external ROM A10 A11 A12 A13 A14 A15 A16 A17 RST ...
Page 37
... From external ROM Xtal IN Xtal OUT CTRL1 OSCIN OSCOUT MUTE CDLR SYNCJDG/ROUT CHARA/GOUT BLANK/BOUT IBOUT/BLKOUT OUTMOD CS SIN SCLK LC74731W,74732W SEPOUT hsync external ROM A10 A11 A12 A13 A14 A15 A16 A17 RST SEPIN 33 vsync 32 ...
Page 38
... SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties. This catalog provides information as of June, 2000. Specifications and information herein are subject to change without notice. LC74731W,74732W PS No. 6526-38/38 ...