UC1608 ETC1 [List of Unclassifed Manufacturers], UC1608 Datasheet
UC1608
Related parts for UC1608
UC1608 Summary of contents
Page 1
H IGH 128COM x 240SEG Matrix LCD Controller-Driver Product Specification Revision 0.52 Preview - OLTAGE IXED IGNAL U LTRA The Coolest LCD Driver. Ever!! IC July 24, 2002 C HIP ...
Page 2
... Table Of Revision History Version 0.52 (Revision 0.52 Preview) Contents First release UC1608 128x240 Matrix LCD Controller-Drivers Date of revision July 24,2002 1 ...
Page 3
U C LTRA HIP High-Voltage Mixed-Signal IC Introduction ...........................................................................................................1 Ordering Information .............................................................................................2 Block Diagram.......................................................................................................3 Pin Description......................................................................................................4 Control Registers ..................................................................................................7 Command Summary .............................................................................................9 Command description .........................................................................................10 LCD Voltage Setting ...........................................................................................15 V Quick Reference .........................................................................................16 LCD LCD Display Controls..........................................................................................17 Host Interface .....................................................................................................19 ...
Page 4
... Capacitor Coupling) driver architecture to achieve near crosstalk free images. In addition to low power COM and SEG drivers, UC1608 contains all necessary circuits for high-V LCD power supply, bias voltage generation, timing generation and graphics data memory. Advanced circuit design techniques are ...
Page 5
... LTRA HIP High-Voltage Mixed-Signal RDERING NFORMATION Product ID UC1608xGAC UC1608xFAC General Notes A I PPLICATION NFORMATION For improved readability, the specification contains many application data points. When application information is given advisory and does not form part of the specification for the device. B ...
Page 6
... CONTROL CLOCK & TIMING GEN. CONTROL & STATUS REGISTER COMMAND HOST INTERFACE (Revision 0.52 Preview) COLUMN ADDRESS GENERATOR DISPLAY DATA RAM DISPLAY DATA LATCHES LEVEL SHIFTERS SEG DRIVERS UC1608 128x240 Matrix LCD Controller-Drivers V & BIAS LCD C LCD GENERATOR ...
Page 7
U C LTRA HIP High-Voltage Mixed-Signal ESCRIPTION Name Type Pins PWR DD2 V DD3 V SS GND V SS2 V V B3+ B3– B2+ B2– PWR V V B1+ B1– V ...
Page 8
... D[7:0] will be high impedance. When RST=”L”, all control registers are re-initialized by their default states. Since UC1608 has built-in Power-ON-Reset and Software Reset command, RST pin is not required for proper chip operation. When RST pin is used, insert a 5~10K Ohm resistor to improve noise filtering ...
Page 9
U C LTRA HIP High-Voltage Mixed-Signal IC Name Type Pins SEG1 ~ HV SEG240 COM1 ~ HV COM128 TST4 I TST[3:1] I/O TP[3: Description LCD D O RIVER UTPUT SEG (column) driver outputs. Support up to 240 columns. ...
Page 10
... UC1608 contains registers which control the chip operation. These registers can be modified by commands. The following table is a summary of the control registers, their meaning and their default value. The commands supported by UC1608 are described in the next two sections, first a summary table, followed by a detailed description. ...
Page 11
U C LTRA HIP High-Voltage Mixed-Signal IC Name Bits Default DC 3 00H Display Control Address Control: AC[0]: WA: Automatic column/page Wrap Around (Default 0:OFF) AC[1]: Reserved (always set to 0) AC[2]: PID: PA (page address) auto ...
Page 12
... C S OMMAND UMMARY The following is a list of host commands supported by UC1608 C/D: 0: Control, W/R: 0: Write Cycle, # Useful Data bits – Don’t Care Command C/D W Write Data Byte 1 2 Read Data Byte 1 3 Get Status 0 Set Column Address LSB 0 4 Set Column Address MSB ...
Page 13
U C LTRA HIP High-Voltage Mixed-Signal IC C OMMAND DESCRIPTION (1) Write data to display memory Action Write data (2) Read data to display memory Action Read data Write/Read Data Byte ( command 1,2 ) operations access display buffer RAM ...
Page 14
... SL5 SL4 SL3 SL2 SL1 SL0 0 Image row N ………. Image row 127 Image row 0 N ……… image row N-1 SL=N UC1608 128x240 Matrix LCD Controller-Drivers TC1 TC0 PC2 PC1 PC0 D3 D2 ...
Page 15
... When DC[2] is set to 0, the IC will put itself into Sleep mode. All drivers, voltage generation circuit and timing circuit will be halted to conserve power. When DC[2] is set to 1, UC1608 will first exit from Sleep mode, restore the power and then turn on COM drivers and SEG drivers. There is no other explicit user action or timing sequence required to enter or exit the Sleep mode ...
Page 16
... C/D W C/D W 10b=12.0 11b=12.7 C/D W UC1608 MSF BR1 BR0 ...
Page 17
U C LTRA HIP High-Voltage Mixed-Signal IC (20) Set Cursor Mode Action Set AC[3]=1 CR=CA Set Cursor Mode command is used to turn on cursor update mode function. AC[3] will be set to 1, register CR will be set to ...
Page 18
... Mux some applications set to be 10~15% lower than the optimum value calculated above in order to lower V Such setting generally will not cause visible change in image quality. UC1608 supports four BR as listed below. BR can be selected by software program Bias Ratio 10.7 11.3 Table 2: Bias Ratios ...
Page 19
U C LTRA HIP High-Voltage Mixed-Signal UICK EFERENCE LCD 20.00 19.50 19.00 18.50 18.00 17.50 17.00 16.50 16.00 15.50 15.00 14.50 14.00 13.50 13.00 12.50 12.00 11.50 11. 10 ...
Page 20
... Setting non-zero value N will result in the image being scrolled by N lines. ITO L C AYOUT Since UC1608 line rate is as fast as 10KHz and the common scanning pulse is only 100us wide critical to minimize the RC delay experienced by common electrodes recommended to optimize the ITO layout to ...
Page 21
U C LTRA HIP High-Voltage Mixed-Signal IC RAM W/R POL COM1 COM2 COM3 SEG1 SEG2 18 Fig. 4 COM and SEG Driving Waveform ©1999-2002 Revision 0.52 ...
Page 22
... BIT BIT UC1608 supports both 8-bit and 4-bit bus width. The bus width is determined by pin BM[1]. 4-bit bus operation exactly doubles the clock cycles of 8-bit bus operation, MSB followed by LSB, including the dummy read, which also requires two clock cycles. ...
Page 23
... RGANIZATION The display data is 1-bit per pixel and stored in a dual port static RAM (RAM, for Display Data RAM). The RAM size is 128x240 for UC1608. This array of data bits is further organized into pages of 8 bit slices to facilitate parallel bus interface. When Mirror X (MX, LC[2]) is OFF, the 1 ...
Page 24
... COM99 COM116 COM100 Page 14 COM117 COM101 COM118 COM102 COM19 COM103 COM120 COM104 COM121 COM105 COM122 COM106 COM123 COM107 COM124 COM108 Page 15 COM125 COM109 COM126 COM110 COM127 COM111 COM128 COM112 UC1608 MY=1 SL=0 SL=16 SL=16 COM96 COM16 --- COM95 COM15 --- COM94 COM14 --- COM93 COM13 --- COM92 COM12 --- ...
Page 25
U C LTRA HIP High-Voltage Mixed-Signal MPLEMENTATION Column Mirroring (MX) is implemented by selecting either (CA) or (239–CA) as the RAM column address. Changing MX affects the data written to the RAM. Since MX has no effect ...
Page 26
... COM LCD BIAS ON and SEG drivers from their idle states. When exiting Sleep or Reset Mode, COM and SEG ON drivers will not be activated until UC1608 internal ON voltage sources are restored to their proper values. OFF UC1608 128x240 Matrix LCD Controller-Drivers M ...
Page 27
... OWER P EQUENCE UC1608 power-up sequence is simplified by built-in “Power Ready” flags and the automatic invocation of System-Reset command after Power-ON-Reset. System programmers are only required to wait 15 before the CPU starting to issue commands to UC1608. No additional time sequences are required between enabling the charge pump, turning on the display drivers, writing to RAM or any other commands ...
Page 28
... Set Display Enable Chip action (16) System Reset – – – – Draining capacitor UC1608 128x240 Matrix LCD Controller-Drivers Comments Wait ~20ms after Set up LCD specific parameters such as format, MX, MY, MSF, etc. Set up display image Comments Wait 1~2ms before V ...
Page 29
U C LTRA HIP High-Voltage Mixed-Signal -OFF RIEF ISPLAY Type C/D W ...
Page 30
... Any input voltage IN T Operating temperature range OPR T Storage temperature STR Notes 1. V based Stress values listed above may cause permanent damages to the device. (Revision 0.52 Preview) Parameter +80 C) UC1608 128x240 Matrix LCD Controller-Drivers Min. Max. Unit -0.3 +4.0 V -0.3 +4.0 V -0.3 +4.0 V -0.3 +17 ...
Page 31
U C LTRA HIP High-Voltage Mixed-Signal IC S PECIFICATIONS DC C HARACTERISTICS Symbol Parameter V Supply for digital circuit DD V Supply for bias & pump DD2/3 V Charge pump output LCD V LCD data voltage D V Input logic ...
Page 32
... OD80 o C) Description Condition 8 bits bus (read) (write) 4 bits bus (read) (write) 4 bits 4 bits 8 bits bus (read) (write) 4 bits bus (read) (write UC1608 128x240 Matrix LCD Controller-Drivers t t CSH80 CSSD80 Min. Max. Units 0 – 10 – 140 140 – – ...
Page 33
U C LTRA HIP High-Voltage Mixed-Signal AS68 CS t CSSA68 t PWR68 WR0 Write D[7:0] Read D[7:0] Figure 22: Parallel Bus Timing Characteristics (for 6800 MCU) (VDD=2.4V to 3.3V, Ta= –30 to +85 Symbol Signal CD t ...
Page 34
... RST (VDD=2.4V to 3.3V, Ta= –30 to +85 Symbol Signal t RST Reset low pulse width RW (Revision 0.52 Preview Figure 25: Reset Characteristics o C) Description Condition UC1608 128x240 Matrix LCD Controller-Drivers Min. Max. Units 1000 – ...
Page 35
U C LTRA HIP High-Voltage Mixed-Signal HYSICAL IMENSIONS C HIP SIZE 12.603 1.248mm HICKNESS 0.5mm UMP HEIGHT 17μm ±1μm (within die UMP PITCH 50μm A ...
Page 36
... VB3 VB2 VB1 4.73 (Resin area) VB0 VLCD VS S VDD2,3 VDD BM0 BM1 NC 1.42 4.75 UC1608 33 ...
Page 37
U C LTRA HIP High-Voltage Mixed-Signal IC COF I NFORMATION Com128 VB3- Com126 VB3+ Com124 VB2- Com122 VB2+ VB1- VB1+ VB0- Com4 VB0+ Com2 VLCD Seg1 VSS VDD2,3 VDD ...
Page 38
... Dummy Dummy Dummy Dummy Dummy Dummy Dummy Dummy Dummy UC1608 -4746.6 -521 -4696.6 -521 -4646.6 -521 -4596.6 -521 -4546.6 -521 -4496.6 -521 -4446.6 -521 -4396 ...
Page 39
U C LTRA HIP High-Voltage Mixed-Signal IC Pin Name Dummy -352.5 -544.0 94 Dummy -227.5 -544.0 95 Dummy -102.6 -544.0 96 Dummy 22.4 -544.0 97 Dummy 147.4 -544.0 98 Dummy 272.4 -544.0 99 Dummy 397.4 -544.0 100 ...
Page 40
... SEG70 32 94 279 SEG71 32 94 280 SEG72 32 94 281 SEG73 32 94 282 SEG74 32 94 283 SEG75 32 94 284 SEG76 UC1608 4575.0 521 4525.0 521 4475.0 521 4425.0 521 4375.0 521 4325.0 521 4275 ...
Page 41
U C LTRA HIP High-Voltage Mixed-Signal IC Pin Name X Y 285 SEG77 2175.0 521.0 286 SEG78 2125.0 521.0 287 SEG79 2075.0 521.0 288 SEG80 2025.0 521.0 289 SEG81 1975.0 521.0 290 SEG82 1925.0 521.0 291 SEG83 1875.0 521.0 292 ...
Page 42
... UC1608 -5025.0 521 -5075.0 521 -5125.0 521 -5175.0 521 -5225.0 521 -5275.0 521 -5325.0 521 -5375.0 521 ...