CY7C1380C-225AC Cypress Semiconductor Corporation., CY7C1380C-225AC Datasheet

CY7C1380C-225AC

Manufacturer Part Number

CY7C1380C-225AC

Description

Manufacturer

Cypress Semiconductor Corporation.

Datasheets

1.CY7C1380C-200AC.pdf (36 pages)

2.CY7C1380C-225AC.pdf (36 pages)

Specifications of CY7C1380C-225AC

Case

TQFP100

Date_code

Current page: 1 of 36
Download datasheet (510Kb)

Cypress Semiconductor Corporation

Document #: 38-05237 Rev. *D

Features

Selection Guide

Maximum Access Time

Maximum Operating Current

Maximum CMOS Standby Current

Shaded areas contain advance information.

Please contact your local Cypress sales representative for availability of these parts.

Notes:

• Supports bus operation up to 250 MHz

• Available speed grades are 250, 225, 200,166 and

• Registered inputs and outputs for pipelined operation

• 3.3V core power supply

• 2.5V / 3.3V I/O operation

• Fast clock-to-output times

• Provide high-performance 3-1-1-1 access rate

• User-selectable burst counter supporting Intel

• Separate processor and controller address strobes

• Synchronous self-timed writes

• Asynchronous output enable

• Single Cycle Chip Deselect

• Offered in JEDEC-standard 100-pin TQFP, 119-ball BGA

• IEEE 1149.1 JTAG-Compatible Boundary Scan

• “ZZ” Sleep Mode Option

1. For best–practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.

2. CE

133MHz

— 2.6 ns (for 250-MHz device)

— 2.8 ns (for 225-MHz device)

— 3.0 ns (for 200-MHz device)

— 3.4 ns (for 166-MHz device)

— 4.2 ns (for 133-MHz device)

Pentium interleaved or linear burst sequences

and 165-Ball fBGA packages

, CE

are for TQFP and 165 fBGA package only. 119 BGA is offered only in 1 Chip Enable.

18-Mb (512K x 36/1M x 18) Pipelined SRAM

•

3901 North First Street

250 MHz

350

2.6

225 MHz

Functional Description

The CY7C1380C/CY7C1382C SRAM integrates 524,288 x 36

and 1,048,576 x 18 SRAM cells with advanced synchronous

peripheral circuitry and a two-bit counter for internal burst

operation. All synchronous inputs are gated by registers

controlled by a positive-edge-triggered Clock Input (CLK). The

synchronous inputs include all addresses, all data inputs,

address-pipelining Chip Enable ( CE

Enables (CE

and ADV ), Write Enables ( BW

( GW ). Asynchronous inputs include the Output Enable ( OE )

and the ZZ pin.

Addresses and chip enables are registered at rising edge of

clock when either Address Strobe Processor ( ADSP ) or

Address Strobe Controller ( ADSC ) are active. Subsequent

burst addresses can be internally generated as controlled by

the Advance pin ( ADV ).

Address, data inputs, and write controls are registered on-chip

to initiate a self-timed Write cycle.This part supports Byte Write

operations (see Pin Descriptions and Truth Table for further

details). Write cycles can be one to two or four bytes wide as

controlled by the byte write control inputs. GW when active

LOW causes all bytes to be written.

The CY7C1380C/CY7C1382C operates from a +3.3V core

power supply while all outputs may operate with either a +2.5

or +3.3V supply. All inputs and outputs are JEDEC-standard

JESD8-5-compatible.

325

2.8

•

200 MHz

and CE

300

3.0

San Jose

[2]

), Burst Control inputs ( ADSC , ADSP ,

167 MHz

CA 95134

275

3.4

[1]

, and BWE ), and Global Write

Revised February 26, 2004

), depth-expansion Chip

133 MHz

245

4.2

•

CY7C1380C

CY7C1382C

408-943-2600

Unit

Related parts for CY7C1380C-225AC

Related keywords

CY7C1380C-225AC datasheet
CY7C1380C-225AC data sheet
CY7C1380C-225AC pdf datasheet
CY7C1380C-225AC component
CY7C1380C-225AC part
CY7C1380C-225AC distributor
CY7C1380C-225AC RoHS
CY7C1380C-225AC datasheet download