74ALVCH16373DGG,51 NXP Semiconductors, 74ALVCH16373DGG,51 Datasheet - Page 5
![IC 16BIT D TRANSP LATCH 48TSSOP](/photos/6/50/65054/568-48-tssop_sot480-1_sml.jpg)
74ALVCH16373DGG,51
Manufacturer Part Number
74ALVCH16373DGG,51
Description
IC 16BIT D TRANSP LATCH 48TSSOP
Manufacturer
NXP Semiconductors
Series
74ALVCHr
Datasheet
1.74ALVCH16373DGG51.pdf
(18 pages)
Specifications of 74ALVCH16373DGG,51
Logic Type
D-Type Transparent Latch
Circuit
8:8
Output Type
Tri-State
Voltage - Supply
2.3 V ~ 2.7 V, 3 V ~ 3.6 V
Independent Circuits
2
Delay Time - Propagation
2.1ns
Current - Output High, Low
24mA, 24mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
74ALVCH16373DG
74ALVCH16373DG
935205120512
74ALVCH16373DG
935205120512
NXP Semiconductors
Table 2.
6. Functional description
Table 3.
[1]
74ALVCH16373_4
Product data sheet
Symbol
1OE, 2OE
1Q0 to 1Q7
2Q0 to 2Q7
GND
V
1D0 to 1D7
2D0 to 2D7
1LE, 2LE
Inputs
nOE
L
L
L
L
H
H
CC
H = HIGH voltage level;
L = LOW voltage level;
h = HIGH voltage level one set-up time prior to the LOW-to-HIGH LE transition;
I = LOW voltage level one set-up time prior to the LOW-to-HIGH LE transition;
Z = high-impedance OFF-state.
Pin description
Function table
nLE
H
H
L
L
L
L
5.2 Pin description
6.1 Function table
Pin
1, 24
2, 3, 5, 6, 8, 9, 11, 12
13, 14, 16, 17, 19, 20, 22, 23
4, 10, 15, 21, 28, 34, 39, 45
7, 18, 31, 42
47, 46, 44, 43, 41, 40, 38, 37
36, 35, 33, 32, 30, 29, 27, 26
48, 25
[1]
nDn
L
H
l
h
l
h
All information provided in this document is subject to legal disclaimers.
Internal latches Outputs nQn
L
H
L
H
L
H
Rev. 04 — 31 May 2010
Description
output enable input (active LOW)
data outputs
data outputs
ground (0 V)
positive supply voltage
data inputs
data inputs
latch enable input (active HIGH)
L
H
L
H
Z
Z
2.5 V/3.3 V 16-bit D-type transparent latch; 3-state
74ALVCH16373
Operating mode
enable and read register
(transparent mode)
latch and read register
(hold mode)
latch register and disable outputs
© NXP B.V. 2010. All rights reserved.
5 of 18