74LV573PW,118 NXP Semiconductors, 74LV573PW,118 Datasheet - Page 3

• Manufacturer Part Number: 74LV573PW,118
• Description: IC OCTAL D TRANSP LATCH 20TSSOP
• Manufacturer: NXP Semiconductors
• Series: 74LVr
• Type: D-Typer

Specifications of 74LV573PW,118

• Logic Type: D-Type Transparent Latch
• Package / Case: 20-TSSOP
• Circuit: 8:8
• Output Type: Tri-State
• Voltage - Supply: 1 V ~ 5.5 V
• Independent Circuits: 1
• Delay Time - Propagation: 24ns
• Current - Output High, Low: 16mA, 16mA
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Number Of Circuits: 8
• Logic Family: LV
• Polarity: Non-Inverting
• High Level Output Current: - 16 mA
• Low Level Output Current: 16 mA
• Propagation Delay Time: 12 ns at 3.3 V
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 1 V
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Number Of Bits: 8
• Number Of Elements: 1
• Latch Mode: Transparent
• Technology: CMOS
• Package Type: TSSOP
• Operating Supply Voltage (typ): 3.3V
• Operating Supply Voltage (min): 1V
• Operating Supply Voltage (max): 5.5V
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 20
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 74LV573PW-T; 74LV573PW-T; 935175070118

NXP Semiconductors
74LV573_3
Product data sheet
Fig 3.
Fig 4.
OE
LE
Functional diagram
Logic diagram
D0
D
LATCH
LE
1
LE
Q
Q0
D1
D
LATCH
LE
2
LE
Q
Q1
11
2
3
4
5
6
7
8
9
1
D2
LE
OE
D0
D1
D2
D3
D4
D5
D6
D7
D
LATCH
LE
3
LE
Q
Rev. 03 — 15 April 2009
Q2
D3
LATCH
1 to 8
D
LATCH
LE
4
LE
Q
Q3
OUTPUTS
D4
3-STATE
D
LATCH
LE
5
LE
mna809
Q
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7 12
Octal D-type transparent latch; 3-state
Q4
D5
19
18
17
16
15
14
13
D
LATCH
LE
6
LE
Q
Q5
D6
D
LATCH
LE
7
LE
Q
© NXP B.V. 2009. All rights reserved.
74LV573
Q6
D7
D
LATCH
LE
8
LE
Q
mna810
3 of 18
Q7