X5325 Intersil Corporation, X5325 Datasheet - Page 7

• Manufacturer Part Number: X5325
• Description: (X5323 / X5325) CPU Supervisor with 32Kb SPI EEPROM
• Manufacturer: Intersil Corporation

SPI SERIAL MEMORY
The memory portion of the device is a CMOS serial
EEPROM array with Intersil’s block lock protection. The
array is internally organized as x 8. The device features
a Serial Peripheral Interface (SPI) and software proto-
col allowing operation on a simple four-wire bus.
The device utilizes Intersil’s proprietary Direct Write
cell, providing a minimum endurance of 100,000
cycles and a minimum data retention of 100 years.
The device is designed to interface directly with the
synchronous Serial Peripheral Interface (SPI) of many
popular microcontroller families. It contains an 8-bit
instruction register that is accessed via the SI input,
with data being clocked in on the rising edge of SCK.
CS must be LOW during the entire operation.
All instructions (Table 1), addresses and data are trans-
ferred MSB first. Data input on the SI line is latched on
the first rising edge of SCK after CS goes LOW. Data is
output on the SO line by the falling edge of SCK. SCK is
static, allowing the user to stop the clock and then start
it again to resume operations where left off.
Table 1. Instruction Set
Note:
Table 2. Block Protect Matrix
Instruction Name
WREN CMD
WRDI/RFLB
WEL
*Instructions are shown MSB in leftmost position. Instructions are transferred MSB first.
WRITE
WREN
WRSR
0
1
1
1
RSDR
READ
SFLB
Status Register
WPEN
Instruction Format*
X
X
1
0
7
0000 0110
0000 0000
0000 0100
0000 0101
0000 0001
0000 0011
0000 0010
Device Pin
WP#
X
X
0
1
Set the write enable latch (enable write operations)
Reset the write enable latch/reset flag bit
Read status register
Write status register (watchdog, block lock, WPEN & flag bits)
Read data from memory array beginning at selected address
Write data to memory array beginning at selected address
Set flag bit
X5323, X5325
Protected Block
™
Protected
Protected
Protected
Protected
Block
Write Enable Latch
The device contains a write enable latch. This latch
must be SET before a write operation is initiated. The
WREN instruction will set the latch and the WRDI
instruction will reset the latch (Figure 3). This latch is
automatically reset upon a power-up condition and
after the completion of a valid write cycle.
Status Register
The RDSR instruction provides access to the status
register. The status register may be read at any time,
even during a write cycle. The status register is format-
ted as follows:
The Write-In-Progress (WIP) bit is a volatile, read only
bit and indicates whether the device is busy with an
internal nonvolatile write operation. The WIP bit is read
using the RDSR instruction. When set to a “1”, a non-
volatile write operation is in progress. When set to a
“0”, no write is in progress.
WPEN
7
FLB
Unprotected Block
6
Operation
Protected
Writable
Writable
Writable
WD1 WD0
Block
5
4
BL1
3
WPEN, BL0, BL1
Status Register
BL0
WD0, WD1
2
Protected
Protected
Writable
Writable
WEL WIP
October 27, 2005
1
FN8131.1
0