ST62T15C ST Microelectronics, ST62T15C Datasheet - Page 28

• Manufacturer Part Number: ST62T15C
• Description: (ST62T15C / ST62T25C) 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER
• Manufacturer: ST Microelectronics

ST62T15C/T25C/E25C
INTERRUPTS (Cont’d)
3.4.3 Interrupt Option Register (IOR)
The Interrupt Option Register (IOR) is used to en-
able/disable the individual interrupt sources and to
select the operating mode of the external interrupt
inputs. This register is write-only and cannot be
accessed by single-bit operations.
Address: 0C8h — Write Only
Reset status: 00h
Bit 7, Bits 3-0 = Unused .
Bit 6 = LES: Level/Edge Selection bit .
When this bit is set to one, the interrupt source #1
is level sensitive. When cleared to zero the edge
sensitive mode for interrupt request is selected.
Table 8. Interrupt Requests and Mask Bits
28/70
28
GENERAL
TIMER
A/D CONVERTER
Port PAn
Port PBn
Port PCn
7
-
Peripheral
LES
ESB
IOR
TSCR
ADCR
ORPA-DRPA
ORPB-DRPB
ORPC-DRPC
GEN
Register
-
-
C8h
D4h
D1h
C4h-CCh
C5h-CDh
C6h-CEh
Address
Register
-
0
-
GEN
ETI
EAI
ORPAn-DRPAn
ORPBn-DRPBn
ORPCn-DRPCn
Mask bit
Bit 5 = ESB: Edge Selection bit .
The bit ESB selects the polarity of the interrupt
source #2.
Bit 4 = GEN: Global Enable Interrupt . When this bit
is set to one, all interrupts are enabled. When this
bit is cleared to zero all the interrupts (excluding
NMI) are disabled.
When the GEN bit is low, the NMI interrupt is ac-
tive but cannot cause a wake up from STOP/WAIT
modes.
This register is cleared on reset.
3.4.4 Interrupt sources
Interrupt sources available on the ST62E25C/
T25C are summarized in the Table 8 with associ-
ated mask bit to enable/disable the interrupt re-
quest.
All Interrupts, excluding NM
TMZ: TIMER Overflow
EOC: End of Conversion
PAn pin
PBn pin
PCn pin
Masked Interrupt Source
I
Vector 3
Vector 4
Vector 1
Vector 2
Vector 2
Interrupt
vector