AT25F1024 ATMEL Corporation, AT25F1024 Datasheet - Page 7

no-image

AT25F1024

Manufacturer Part Number
AT25F1024
Description
SPI Serial Memory
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT25F1024A
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT25F1024A-U3
Manufacturer:
PIC
Quantity:
6
Part Number:
AT25F1024AM-10SU-2.7
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT25F1024AN-10SU-2.7
Manufacturer:
ATMEL
Quantity:
6 700
Part Number:
AT25F1024AN-10SU-2.7
Manufacturer:
ALTERA
0
Part Number:
AT25F1024AN-10SU-2.7
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT25F1024AN-SU27
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT25F1024N
Manufacturer:
AT
Quantity:
20 000
Part Number:
AT25F1024N-10SI-2.7
Manufacturer:
ST
0
Company:
Part Number:
AT25F1024N-10SI-2.7
Quantity:
24 000
Part Number:
AT25F1024N-10SI-2.7(N-SI2.7)
Manufacturer:
EMC
Quantity:
19
Functional
Description
1440M–SEEPR–7/03
The AT25F512/1024 is designed to interface directly with the synchronous serial periph-
eral interface (SPI) of the 6800 type series of microcontrollers.
The AT25F512/1024 utilizes an 8-bit instruction register. The list of instructions and their
operation codes are contained in Table 1. All instructions, addresses, and data are
transferred with the MSB first and start with a high-to-low transition.
Write is defined as program and/or erase in this specification. The following commands,
PROGRAM, SECTOR ERASE, CHIP ERASE, and WRSR are write instructions for
AT25F512/1024.
Table 1. Instruction Set for the AT25F512/1024
WRITE ENABLE (WREN): The device will power up in the write disable state when V
is applied. All write instructions must therefore be preceded by the WREN instruction.
WRITE DISABLE (WRDI): To protect the device against inadvertent writes, the WRDI
instruction disables all write commands. The WRDI instruction is independent of the sta-
tus of the WP pin.
READ STATUS REGISTER (RDSR): The RDSR instruction provides access to the sta-
tus register. The READY/BUSY and write enable status of the device can be determined
by the RDSR instruction. Similarly, the Block Write Protection bits indicate the extent of
protection employed. These bits are set by using the WRSR instruction. During internal
write cycles, all other commands will be ignored except the RDSR instruction.
Table 2. Status Register Format
Instruction Name
WREN
WRDI
RDSR
WRSR
READ
PROGRAM
SECTOR ERASE
CHIP ERASE
RDID
WPEN
Bit 7
Bit 6
X
Bit 5
X
Instruction
Format
0000 X110
0000 X100
0000 X101
0000 X001
0000 X011
0000 X010
0101 X010
0110 X010
0001 X101
Bit 4
X
Operation
Set Write Enable Latch
Reset Write Enable Latch
Read Status Register
Write Status Register
Read Data from Memory Array
Program Data Into Memory Array
Erase One Sector in Memory Array
Erase All Sectors in Memory Array
Read Manufacturer and Product ID
Bit 3
BP1
Bit 2
BP0
AT25F512/1024
WEN
Bit 1
Bit 0
RDY
CC
7

Related parts for AT25F1024