SAK-C167CS-4R33M Infineon Technologies AG, SAK-C167CS-4R33M Datasheet - Page 61

no-image

SAK-C167CS-4R33M

Manufacturer Part Number
SAK-C167CS-4R33M
Description
16-Bit Single-Chip Microcontroller
Manufacturer
Infineon Technologies AG
Datasheet
The timings listed in the AC Characteristics that refer to TCLs therefore must be
calculated using the minimum TCL that is possible under the respective circumstances.
The actual minimum value for TCL depends on the jitter of the PLL. As the PLL is
constantly adjusting its output frequency so it corresponds to the applied input frequency
(crystal or oscillator) the relative deviation for periods of more than one TCL is lower than
for one single TCL (see formula and
For a period of
deviation D
where
So for a period of 3 TCLs @ 25 MHz (i.e.
and (3TCL)
This is especially important for bus cycles using waitstates and e.g. for the operation of
timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train
generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter
is neglectible.
Note: For all periods longer than 40 TCL the N=40 value can be used (see
Figure 12
Data Sheet
±26.5
(
±30
±20
±10
N
ns
±1
N
= number of consecutive TCLs and 1
TCL)
Max. jitter
1
N
min
This approximated formula is valid for
1 N
:
Approximated Maximum Accumulated PLL Jitter
= 3TCL
min
5
40 and 10 MHz
N
D
=
N
N
TCL the minimum value is computed using the corresponding
NOM
10
TCL
– 1.288 ns = 58.7 ns (@
f
NOM
CPU
33 MHz.
– D
Figure
20
N
; D
N
N
57
[ns] =
= 3): D
12).
N
3
(13.3 +
f
= (13.3 +
CPU
40.
= 25 MHz).
N
3
6.3)/
40
6.3)/25 = 1.288 ns,
f
CPU
10 MHz
16 MHz
20 MHz
25 MHz
33 MHz
C167CS-4R
[MHz],
V2.0, 2000-06
Figure
C167CS-L
MCD04413
N
12).

Related parts for SAK-C167CS-4R33M