ISPLSI3256A-50LM LATTICE [Lattice Semiconductor], ISPLSI3256A-50LM Datasheet
ISPLSI3256A-50LM
Related parts for ISPLSI3256A-50LM
ISPLSI3256A-50LM Summary of contents
Page 1
Features • HIGH-DENSITY PROGRAMMABLE LOGIC — 128 I/O Pins — 11000 PLD Gates — 384 Registers — High Speed Global Interconnect — Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc. — Small Logic Block Size for Random ...
Page 2
Functional Block Diagram Figure 1. ispLSI 3256A Functional Block Diagram Input Bus Generic TOE Logic Output Routing Pool (ORP) Blocks H3 H2 I I/O 2 I/O 3 I I/O 6 I/O 7 ...
Page 3
Description (continued) All local logic block outputs are brought back into the GRP so they can be connected to the inputs of any other logic block on the device. The device also has 128 I/O cells, each of which is ...
Page 4
Absolute Maximum Ratings Supply Voltage V .................................. -0.5 to +7.0V cc Input Voltage Applied ........................ -2 Off-State Output Voltage Applied ..... -2 Storage Temperature ................................ -65 to 150 C Case Temp. with Power Applied .............. -55 ...
Page 5
Switching Test Conditions Input Pulse Levels Input Rise and Fall Time Input Timing Reference Levels Output Timing Reference Levels Output Load 3-state levels are measured 0.5V from steady-state active level. Output Load conditions (See Figure 2) TEST CONDITION A 470 ...
Page 6
External Switching Characteristics 5 TEST 2 PARAMETER # COND Data Prop. Delay, 4PT Bypass, ORP Bypass pd1 Data Prop. Delay pd2 Clk Frequency with Internal Feedback max f max (Ext.) – ...
Page 7
Internal Timing Parameters 2 PARAMETER # Inputs t 24 I/O Register Bypass iobp t iolat 25 I/O Latch Delay t 26 I/O Register Setup Time before Clock iosu t 27 I/O Register Hold Time after Clock ioh t 28 I/O ...
Page 8
Internal Timing Parameters 2 PARAMETER # Outputs t 46 Output Buffer Delay Output Buffer Delay, Slew Limited Adder obs t 48 I/O Cell OE to Output Enabled oen t 49 I/O Cell OE to Output Disabled odis ...
Page 9
Timing Model I/O Cell I/O Reg Bypass I/O Pin #24 (Input) Input Register D Q RST #52 # Reset Y3,4 #51 Y0,1,2 GOE0,1 TOE Derivations of su, h and co from the Product ...
Page 10
Power Consumption Power consumption in the ispLSI 3256A device depends on two primary factors: the speed at which the device is operating and the number of product terms used. Figure 3. Typical Device Power Consumption vs fmax 400 300 200 ...
Page 11
Pin Description NAME PQFP/MQFP PIN NUMBERS I I/O 4 25, 26, 28, I I/O 9 32, 33, 34, I I/O 14 37, 38, 39, I I/O 19 42, 43, 44, I/O 20 ...
Page 12
Pin Configuration ispLSI 3256A 160-Pin MQFP and 160-Pin PQFP Pinout Diagram 1 GND 2 I/O 114 I/O 115 3 I/O 116 4 5 I/O 117 6 I/O 118 I/O 119 7 I/O 120 8 9 I/O 121 10 GND 11 ...
Page 13
Part Number Description ispLSI Device Family Device Number Speed MHz max MHz max MHz max Ordering Information FAMILY fmax (MHz) tpd (ns ispLSI 77 ...